Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

11 of up to 20 (filtered)

ASIC Power Engineer

Apple Inc

San Diego, CA 2 days ago $122,700–$214,300
Actively hiring Confirmed live yesterday Posted this week High trust Below market
PTPX Power Artist UPF Python Perl Shell SoC Architecture Pre-silicon Power Estimation Post-silicon Power Correlation PCIe WiFi UWB Logic Design

ASIC Power Engineer

Apple Inc

Irvine, CA 2 days ago $122,700–$214,300
Actively hiring Confirmed live yesterday Posted this week High trust Below market
Low Power Design UPF PTPX Power Artist Python Perl Shell SoC Architecture Pre-silicon Power Estimation Post-silicon Power Correlation PCIe WiFi UWB Logic Design

ASIC Power Engineer

Apple Inc

Sunnyvale, CA 2 days ago $184,700–$324,800
Actively hiring Confirmed live yesterday Posted this week High trust Above market
PTPX Power Artist UPF Python Perl Shell SoC Architecture Pre-silicon Power Estimation Post-silicon Power Correlation PCIe WiFi UWB Logic Design
10+ yrs exp

ASIC Power Engineer

Apple Inc

San Diego, CA 2 days ago $175,000–$308,500
Actively hiring Confirmed live today Posted this week High trust Above market
PTPX Power Artist UPF Python Perl Shell SoC Architecture Pre-silicon Power Estimation Post-silicon Power Correlation PCIe WiFi UWB Logic Design
10+ yrs exp

ASIC Power Engineer

Apple Inc

Irvine, CA 2 days ago $175,000–$308,500
Actively hiring Confirmed live yesterday Posted this week High trust Above market
Low Power Design UPF PTPX Power Artist Python Perl Shell SoC Architecture Pre-silicon Power Estimation Post-silicon Power Correlation PCIe WiFi UWB Logic Design
10+ yrs exp

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 9 days ago $155,000–$222,600
Actively hiring Confirmed live today Trusted Competitive pay
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS Cadence APD SPICE PAM4 SerDes 2.5D Fanout HBM UCIe IBIS Vector Network Analysis Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 22 days ago $155,000–$222,600
Actively hiring Confirmed live today Trusted Competitive pay
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes IBIS Vector Network Analysis HBM UCIe CoWoS EMIB Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

ASIC Packaging Signal/Power Integrity Hardware Engineer

Cisco

San Jose, CA 29 days ago
Actively hiring Confirmed live today Low trust
Signal Integrity (SI) Power Integrity (PI) ASIC Cadence Sigrity Ansys HFSS Keysight ADS SPICE Cadence APD Ansys EM PAM4 SerDes IBIS HBM UCIe CoWoS EMIB Vector Network Analysis Transmission Line Theory Electromagnetics
4+ yrs exp Hybrid

Signal & Power Integrity Hardware ASIC Simulation Engineer Lead

Cisco

Remote (San Jose, CA) +7 99 days ago
Actively hiring Confirmed live yesterday Low trust
ASIC Signal Integrity Power Integrity Cadence Sigrity Ansys HFSS Keysight ADS Cadence APD SPICE PAM4 SerDes 2.5D Fanout HBM UCIe IBIS Vector Network Analysis Transmission Line Theory Electromagnetics
8+ yrs exp Remote

Low Power ASIC Engineer

Nvidia

Santa Clara, CA 150 days ago
Actively hiring Confirmed live yesterday High trust
Verilog SystemVerilog UVM Incisive Low-Power Synopsys VCS Verdi Python Perl C C++ UPF DVFS Clock Gating Power Gating Multi VT Makefile SOC Architecture

Senior ASIC Power Engineer

Nvidia

Remote (Santa Clara, CA) +2 157 days ago $136,000–$218,500
Actively hiring Confirmed live yesterday High trust Competitive pay
ASIC SystemVerilog HDL VLSI Physical Design Computer Architecture GPU RTL Deep Learning
5+ yrs exp Remote