Browse tech roles

SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Functional Coverage Assertion-Based Verification Python PLL DAC ADC RF Digital Design Verification Planning DMS Real-Number-Modeling +10 more Show less

SystemVerilog UVM ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Functional Coverage Bus Functional Models Transaction-Level Modeling Wireless Protocols Bluetooth Cellular Digital Communication Systems +8 more Show less

SystemVerilog UVM ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Functional Coverage Bus Functional Models Transaction-Level Modeling WiFi Bluetooth Cellular +7 more Show less

UVM SystemVerilog Python Verilog VHDL Mixed-Signal Verification Real-Number Modeling Assertion-Based Verification RTL Simulation Bash Perl Functional Coverage ASIC Verification +8 more Show less

SystemVerilog UVM Formal Verification UPF ASIC PCIe AXI AHB NOC WiFi Bluetooth Post-Silicon Bring-up RTL SOC Integration SPI UART AI-assisted Verification +12 more Show less

SystemVerilog UVM Verilog SystemVerilog Assertion ASIC Verification Python Perl FPGA Palladium Machine Learning AI Bluetooth UWB WLAN Zigbee AMBA MAC PHY DMA +14 more Show less

SystemVerilog UVM Formal Verification UPF PCIe AXI AHB WiFi Bluetooth SOC Integration RTL Post-Silicon Bring-up Bus Fabric NOC Power Management Unit SPI UART +12 more Show less

SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Functional Coverage Assertion-Based Verification Python PLL DAC ADC RF Digital Design Verification Planning DMS real-number-modeling +10 more Show less

SystemVerilog UVM Python Verilog VHDL Mixed-Signal Verification Real-Number Modeling Assertion-Based Verification RTL Simulation Bash Perl ASIC Verification Functional Coverage Digital Design +9 more Show less

SystemVerilog UVM ASIC Verification IEEE 802.11 DSP Assertion-Based Verification Functional Coverage Bus Functional Models Transaction-Level Modeling Digital Communication Systems Bluetooth Cellular +7 more Show less

SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Python Functional Coverage Assertion-Based Verification Digital Design RF PLL DAC ADC DMS Testbench Architecture Verification Planning +10 more Show less