Wireless Design Verification Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Sunnyvale, CA
Salary: $129,300–$225,300 / yr
Posted: 2 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $205k

This role $177k

$114k $274k

below market most similar roles pay here above market

This role pays less than 62% of similar roles. Most pay $168,500–$241,750 — the blue band above. At the midpoint, this role pays about $177k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3532 open roles on FindRole.

Listed pay typically runs $174,149–$277,600 across 2761 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Wireless Design Verification Engineer

Role Posting Log in to save

The Wireless Design Verification Engineer joins the Wireless Connectivity team to ensure first-time-right silicon success for WiFi SoCs. This role involves verifying radio digital controllers and RF subsystems, specifically focusing on complex radio control and transceiver paths including PLLs, DAC/ADC data paths, power management, and co-existence mechanisms. You will develop UVM testbench environments, bus functional models, and infrastructure while implementing constrained random scenarios to exercise radio protocols and state machine interactions. Key responsibilities include driving coverage closure, debugging functional issues, and developing Python automation for verification flows. The role requires proficiency in SystemVerilog, Verilog, or VHDL, and knowledge of mixed-signal modeling concepts like real-number models. You will collaborate with Design, RF, and Systems teams to validate radio specifications and complex operating modes.

Skills

UVM SystemVerilog Python Verilog VHDL Mixed-Signal Verification Real-Number Modeling Assertion-Based Verification RTL Simulation Bash Perl Functional Coverage ASIC Verification

What you'll do

Verify radio digital controllers and subsystems from initial test planning through feature closure.
Develop UVM testbench environments, bus functional models, and infrastructure for radio control and datapath subsystems.
Implement constrained random scenarios to exercise radio protocols, control sequences, and state machine interactions.
Perform mixed-signal verification using SystemVerilog analog behavioral and real-number models to validate radio control paths.
Drive coverage closure by tracking regressions, debugging functional issues, and addressing coverage gaps.
Develop Python automation to support verification flows and regression infrastructure.

What we're looking for

Minimum requirement of a bachelor’s degree.
Understanding of ASIC verification flows with SystemVerilog including UVM testbench development, scenario creation, and RTL simulation.
Experience developing verification environments, bringing up designs in simulation, and debugging functional issues.
Experience with digital design fundamentals in Verilog or VHDL.
Experience with scripting languages such as Python or similar.
Experience with digital controllers, subsystems, or data paths (preferred).
Experience with constrained random testing, functional coverage implementation, UVM methodology, and assertion-based verification (preferred).
Exposure to mixed-signal modeling concepts including real-number modeling (preferred).

Similar roles

Wireless Design Verification Engineer

Apple Inc

Sunnyvale, CA 27 days ago $129,300–$225,300

SystemVerilog UVM Python Verilog VHDL Mixed-Signal Verification Real-Number Modeling Assertion-Based Verification RTL Simulation Bash Perl ASIC Verification Functional Coverage Digital Design

Save

Wireless Design Verification Engineer

Apple Inc

San Diego, CA 2 days ago $122,700–$214,300

UVM SystemVerilog Python Verilog VHDL Mixed-Signal Verification Real-Number Modeling RTL Simulation Functional Coverage Assertion-Based Verification Perl Bash ASIC Verification DAC ADC

Save

Wireless Design Verification Engineer

Apple Inc

San Diego, CA 27 days ago $122,700–$214,300

SystemVerilog UVM Python Verilog VHDL Mixed-Signal Verification Real-Number Modeling Assertion-Based Verification RTL Simulation Bash Perl ASIC Verification Functional Coverage

Save

Wireless Design Verification Engineer

Apple Inc

Sunnyvale, CA 2 days ago $184,700–$324,800

SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Functional Coverage Assertion-Based Verification Python PLL DAC ADC RF Digital Design Verification Planning DMS Real-Number-Modeling

10+ yrs exp

Save

Wireless Design Verification Engineer

Apple Inc

Sunnyvale, CA 27 days ago $184,700–$324,800

SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Functional Coverage Assertion-Based Verification Python PLL DAC ADC RF Digital Design Verification Planning DMS real-number-modeling

10+ yrs exp

Save

Wireless Design Verification Engineer

Apple Inc

Irvine, CA 2 days ago $175,000–$308,500

SystemVerilog UVM ASIC Verification Mixed-Signal Co-simulation Functional Coverage Assertion-Based Verification Python PLL DAC ADC RF Digital Design Verification Planning DMS real-number-modeling

10+ yrs exp

Save