Browse tech roles

Physical Design GDSII Floorplanning PnR Timing Closure IR/EM Analysis Tcl Perl Python Low-power IC Design Physical Verification +6 more Show less

Verilog VHDL RTL ASIC STA CDC Lint Synthesis Python Perl C Unix High-Level Synthesis DSP Ethernet OTN Silicon Debugging Design for Test Design for Manufacturing +14 more Show less

SystemVerilog UVM Verilog C++ C ASIC Verification FPGA Ethernet PCIe Routing Switching Object-Oriented Programming Simulation Tape-out +9 more Show less

ASIC Verilog Synthesis Timing Analysis TCL Perl Synopsys Design Compiler Cadence RTL Compiler Primetime Liberty LIB Formal Verification Synopsys Formality Cadence Conformal Spyglass Lint DFT Scan Methodology Git SVN +13 more Show less

ASIC Verilog Synthesis Timing Analysis TCL Perl Synopsys Design Compiler Cadence RTL Compiler Primetime Formal Verification Synopsys Formality Cadence Conformal Spyglass Lint DFT Scan Methodology Git SVN +12 more Show less

SystemVerilog UVM C RTL ATE Testbenches Networking Switch Design Design Verification +4 more Show less

SystemVerilog UVM C RTL ATE Testbenches Networking Switch Design Design Verification +4 more Show less