Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: Analog Mixed Signal Remove filter Location: San Diego Remove filter Clear all

6 of up to 20 (filtered)

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 29 days ago $98,500–$147,700
Actively hiring Confirmed live yesterday High trust Below market
CMOS Mixed Signal Design Cadence ADE MATLAB SPICE Verilog VHDL PLL SERDES 5G Analog Design Automation Layout Silicon Evaluation
2+ yrs exp
Save

Senior Director Low Power Analog-Mixed Signal Technologist

Qualcomm

San Diego, CA 40 days ago $249,900–$374,900
Actively hiring Confirmed live 2 days ago High trust Above market
ASIC Mixed-Signal Analog Front Ends (AFE low power design Sensor Fusion Edge AI Machine Learning CMOS Chiplets System-in-Package Firmware Embedded Systems Robotics IoT Functional Safety
10+ yrs exp
Save

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 44 days ago $142,400–$213,600
Actively hiring Confirmed live yesterday High trust Competitive pay
Cadence Virtuoso ASIC Design SerDes DDR PLL DAC ADC Python MATLAB SPICE Verilog VHDL Circuit Simulation Schematic Capture FinFET CMOS
2+ yrs exp
Save

Analog/Mixed-Signal IP Engineering Program Manager

Apple Inc

San Diego, CA 58 days ago $166,600–$296,000
Actively hiring Confirmed live 2 days ago High trust Above market
Analog and Mixed-Signal (AMS) SoC SerDes Data Converters LPDDR HBM LDOs Silicon Photonics uLED uVCSEL EDA Tools IC Design SI/PI Tape-out Advanced Packaging
10+ yrs exp
Save

Analog Mixed Signal Power Management Design Engineer

Qualcomm

San Diego, CA 92 days ago $142,400–$213,600
Actively hiring Confirmed live 2 days ago Trusted Competitive pay
Mixed-Signal IC Design CMOS FinFET Cadence SPICE MATLAB Verilog VHDL ASIC Layout Data Converters PLL Analog Design Automation ATE Verification
5+ yrs exp
Save

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 94 days ago $142,400–$213,600
Actively hiring Confirmed live 2 days ago High trust Competitive pay
Cadence Virtuoso ASIC Design SerDes PLL DAC ADC Matlab Python SPICE Verilog VHDL CMOS FinFET Signal Processing Schematic Capture
2+ yrs exp
Save