Analog Mixed Signal Power Management Design Engineer

Qualcomm

Confirmed live 2 days ago Trusted

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$142,400–$213,600 / yr
Posted
91 days ago
Freshness
Confirmed live 2 days ago
Closes
Dec 9, 2026

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $195k
This role $178k
$132k most similar roles pay here $240k

This role pays less than 58% of similar roles. Most pay $165,187–$224,600 — the shaded band above. At the midpoint, this role pays about $178k versus about $195k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Analog Mixed Signal Power Management Design Engineer

The Analog Mixed Signal/Power Management Design Engineer joins the Analog Mixed Signal Design team to oversee the definition, design, verification, and documentation of various CMOS mixed analog/digital blocks. This role involves developing components such as data converters, PLLs, filters, LDO linear voltage regulators, Buck/Boost switching regulators, charge pumps, precision references, sensor signal acquisition circuits, and audio amplifiers. The engineer determines architecture designs based on system requirements, manages layout oversight, and performs complex simulations to meet power and performance targets. Day-to-day tasks include running bench tests, providing technical expertise for automation initiatives, and creating detailed technical documentation. Required skills include proficiency in Cadence ADE, MathWorks MATLAB, SPICE, and Verilog/VHDL. The role addresses the critical challenge of integrating diverse mixed-signal components into a cohesive framework within nanometer planar CMOS or FinFET technologies.

What you'll do

  • Design, verify, and document various CMOS mixed analog/digital blocks including data converters, PLLs, and power regulators.
  • Determine architecture designs and circuit specifications based on specific system-level requirements.
  • Use tools like Cadence ADE and MATLAB to build and improve complex circuit designs.
  • Oversee block-level layout processes in coordination with dedicated layout teams.
  • Define verification plans and perform complex simulations to ensure power, performance, and functionality targets are met.
  • Design and execute bench/ATE tests to identify and analyze hardware bugs or issues.
  • Create detailed technical documentation and design descriptions for complex projects and customers.
  • Provide technical expertise and recommendations for new initiatives such as analog design automation.

What we're looking for

  • Bachelor's degree in Electrical Engineering with 5+ years of experience in analog or mixed-signal IC design and 4+ years of related work experience.
  • Master's degree in Electrical Engineering or a related field with 3+ years of Mixed-Signal IC design, verification, or related work experience.
  • PhD in Electrical Engineering or a related field in Mixed-Signal IC design, verification, or related work experience.
  • At least 2 to 3 years of experience using design tools such as CADENCE, SPICE, MATLAB, and/or Verilog/VHDL.
  • Experience in analog/mixed-signal integrated CMOS circuit design for specific areas like VCOs, PLLs, data converters, or power regulators.
  • Experience in designing, verifying, and documenting mixed-signal blocks including filters, voltage regulators, and sensor signal acquisition circuits.
  • Ability to oversee layout teams and perform complex simulations for power, performance, and functionality targets.
  • 1+ year of experience interacting with senior leadership such as Directors or above.

More like this

Similar roles

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 28 days ago $98,500$147,700
CMOS Mixed Signal Design Cadence ADE MATLAB SPICE Verilog VHDL PLL SERDES 5G Analog Design Automation Layout Silicon Evaluation
2+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 93 days ago $142,400$213,600
Cadence Virtuoso ASIC Design SerDes PLL DAC ADC Matlab Python SPICE Verilog VHDL CMOS FinFET Signal Processing Schematic Capture
2+ yrs exp

Analog/Mixed Signal ASIC Design Engineer

Qualcomm

San Diego, CA 43 days ago $142,400$213,600
Cadence Virtuoso ASIC Design SerDes DDR PLL DAC ADC Python MATLAB SPICE Verilog VHDL Circuit Simulation Schematic Capture FinFET CMOS
2+ yrs exp

Digital ASIC Design Engineer for Mixed-Signal IPs

Qualcomm

San Diego, CA 71 days ago $115,600$173,400
RTL ASIC Design Mixed-Signal IP Digital Signal Processing VCS Fusion Compiler PrimeTime Power Compiler Spyglass DFT STA CDC Python Perl GDSII Synthesis Formal Verification Floorplanning Pre-silicon Simulation
2+ yrs exp

RF/Analog IC Design Engineer

Qualcomm

Santa Clara, CA 50 days ago $168,600$252,800
RFIC ASIC Design Cadence Virtuoso ADS LNA PLL 4G 5G WLAN GPS Electro Magnetic simulation post silicon characterization Signal Processing Transistor-level Design
3+ yrs exp

Staff Engineer, High-Speed I/O Analog-Mixed Circuit

Samsung Semiconductor

San Jose, CA 44 days ago $163,000$253,000
Analog Circuit Design Mixed-Signal Design SERDES PLL DDR LPDDR GDDR HBM CMOS Cadence MATLAB Simulink Tcl Perl Python EDA Tools Silicon Bring-up
10+ yrs exp