Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

9 of up to 20 (filtered)

SerDes Circuit Design Engineer

Apple Inc

Beaverton, OR 25 days ago
Actively hiring Confirmed live today Trusted
Analog Mixed-Signal Design SerDes CMOS FinFET SystemVerilog Matlab Python VerilogAMS PCIe USB MPHY CDR CTLE DFE LDO Primetime Nanotime Scripting

SerDes Circuit Design Engineer

Apple Inc

Beaverton, OR 28 days ago
Actively hiring Confirmed live today Trusted
Analog Mixed-Signal Design SerDes High-Speed Serial Links CMOS FinFET SystemVerilog Matlab Python VerilogAMS CDR PLL LDO PAM NRZ CTLE DFE PCIe USB MPHY Primetime Nanotime Scripting Automation
10+ yrs exp

Analog/Mixed-Signal Circuit Design Engineer

Apple Inc

Beaverton, OR 40 days ago
Actively hiring Confirmed live today Trusted
SERDES FinFET VerilogA AMS CMOS Spectrum Analyzers Oscilloscopes Signal Generators DLLs LDO Regulators Biasing Circuits Switched-Cap Circuits High-Speed Data Converters
10+ yrs exp

Circuit Design Engineer, Library

Apple Inc

Beaverton, OR 67 days ago
Actively hiring Confirmed live today Trusted
ASIC PPA Low Power Design SOC Virtuoso DRC LVS DRM Perl TCL PDV Circuit QA Layout IPDK Power Management Cells Level Shifters
3+ yrs exp

Circuit Design Engineer, Library/Process Monitor

Apple Inc

Beaverton, OR 83 days ago
Actively hiring Confirmed live today Trusted
Circuit Design Standard Cell Library PPA Layout Optimization PNR RTL2GDSII Static Timing Analysis STA Process Monitor IP PDK SOC GPU CPU Flip Flops Level Shifters
3+ yrs exp

Circuit Design Engineer, Library/Process Monitor

Apple Inc

Beaverton, OR 83 days ago
Actively hiring Confirmed live today Trusted
Circuit Design Standard Cell Library PPA Layout Optimization PNR RTL2GDSII Static Timing Analysis STA PDK Process Monitor IP Flip Flops Level Shifters Retention Flops SOC GPU CPU
3+ yrs exp

SRAM Circuit Design Engineer

Apple Inc

Beaverton, OR 87 days ago
Actively hiring Confirmed live today Low trust
SRAM Design Circuit Design RTL SoC Design Schematic Capture DFT IR/EM Machine Learning
10+ yrs exp

SRAM Circuit Design Engineer

Apple Inc

Beaverton, OR 98 days ago
Actively hiring Confirmed live today Low trust
SRAM Design Circuit Design RTL SoC Design DFT Schematic Capture IR/EM Machine Learning Simulations Silicon Debug Memory Hierarchy
3+ yrs exp

Custom Circuits Design Engineer

Apple Inc

Beaverton, OR 103 days ago
Actively hiring Confirmed live today High trust
ASIC SOC SRAM ML Accelerators Python Perl SPICE Schematic Capture Mixed Signal Verification CAD Automation Silicon Debug ATE DC/DC Converters
3+ yrs exp