Staff Engineer, SRAM Circuit Design

Samsung Semiconductor

Quick summary

Work type: On-site
Location: San Jose, CA
Salary: $163,000–$253,000 / yr
Posted: 2 days ago
Nearby: 99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $190k

This role $208k

$131k most similar roles pay here $266k

This role pays more than 65% of similar roles. Most pay $163,375–$216,250 — the shaded band above. At the midpoint, this role pays about $208k versus about $190k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Semiconductor

Samsung Semiconductor is the global semiconductor business unit of Samsung Electronics, designing and manufacturing memory chips, logic semiconductors, and foundry solutions for a broad range of applications.

Samsung Semiconductor currently has 70 open roles on FindRole.

Listed pay typically runs $163,000–$253,000 across 49 roles with salary data.

Most-posted roles

View all roles at Samsung Semiconductor

At a glance

TL;DR · Staff Engineer, SRAM Circuit Design

Role Posting Log in to save

Join our dynamic team as a Staff Engineer specializing in SRAM Circuit Design, where you will lead the development of cutting-edge memory solutions for high-performance computing and mobile devices. Your responsibilities include designing and optimizing SRAM arrays across advanced process nodes like 2nm and 5nm, ensuring optimal power, performance, and area (PPA) efficiency. You will develop custom layouts, perform physical design verifications, and collaborate with cross-functional teams to bring innovative designs to market. Essential skills include expertise in semiconductor devices, circuit simulation using tools like HSPICE and Cadence Spectre, and scripting languages for automation. This role demands a deep understanding of SRAM architecture and advanced technology nodes, making it ideal for those passionate about pushing the boundaries of semiconductor design.

Skills

HSPICE Spectre Cadence Virtuoso Python Perl TCL FinFET GAA SOI DRC LVS Power gating Voltage scaling Design for manufacturability Silicon debug Cross-functional collaboration

What you'll do

Design and develop SRAM memory arrays for advanced process nodes.
Optimize SRAM designs to balance performance, power consumption, and area efficiency.
Develop custom layouts and perform physical design verifications for SRAM circuits.
Evaluate trade-offs between speed, power, and area to meet specific design targets.
Mentor junior engineers on SRAM design techniques and best practices.

What we're looking for

10+ years of industry experience in SRAM or memory circuit design.
Expertise in designing SRAM arrays and optimizing PPA for advanced process nodes.
Proficiency in semiconductor devices physics, FinFET/GAA/SOI processes.
Strong skills in circuit simulation tools like HSPICE, Spectre, Cadence Virtuoso.
Knowledge of scripting languages for automation in design tasks and methodologies.
Experience with silicon debug, root cause analysis, and low-power SRAM techniques.

Similar roles

Senior SRAM Circuit Design Engineer

Apple Inc

Austin, TX 78 days ago

RTL Verilog VHDL Cadence Synopsys Tanner EDA Python Machine_Learning Cache_design SoC_design DFT GDS_II IR_EM_analysis Silicon_debugging Nanometer_device_physics Leakage_mechanisms

Save

SRAM Circuit Design Engineer

Apple Inc

San Diego, CA 72 days ago $171,600–$302,200

RTL Verilog VHDL Cadence Synopsys Tanner EDA Calibre Python Machine Learning SoC SRAM Register File Cache Design Memory Hierarchy Low Power Design High Performance Design Silicon Debug Nanometer Device Physics Leakage Mechanisms

Save

Senior SRAM Circuit Design Engineer

Apple Inc

Austin, TX 72 days ago

RTL Verilog VHDL Cadence Synopsys Tanner EDA Calibre Python Machine_Learning SoC SRAM Register_File Cache_Design Memory_Hierarchy IR/EM_Analysis GDS_II DFT CI/CD

Save

Senior SRAM Circuit Design Engineer

Nvidia

Santa Clara, CA 73 days ago $168,000–$264,500

Perl Python Verilog VHDL SPICE Tcl Make RTL Simulation tools Waveform debugging tools ASIC design flow Custom circuit design SRAM design Transistor-level circuit design Power analysis Timing characterization Circuit verification Scripting languages Automation methods

Hybrid

Save

CPU SRAM Design Engineer

Qualcomm

Austin, TX 26 days ago $122,500–$183,700

SRAM Register_File Circuit_Simulation Monte_Carlo_Analysis Static_Timing_Analysis NanoTime Ansys_EMIR_analysis ESP-CV Liberate_power_analysis Verilog BIST DFT Custom_Memory_Layout Physical_Implementation_Impact Timing_Characterization

Save

CPU SRAM Design Engineer, Senior Staff / Principal

Qualcomm

Austin, TX 24 days ago $179,000–$268,400

SRAM Register_File High_Performance_Design Low_Power_Design Semiconductor_Device_Fundamentals Variation_Aware_Simulation Custom_Memory_Layout NanoTime Ansys_EMIR_Analysis ESP_CV Liberate_Power_Analysis Verilog BIST DFT Memory_Analysis_Flow_Development

Save