Senior SRAM Engineer

Nvidia

Confirmed live yesterday High trust

Remote

Quick summary

Work type: Remote
Location: Remote
Salary: $196,000–$310,500 / yr
Posted: 18 days ago
Freshness: Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $193k

This role $253k

$133k most similar roles pay here $330k

This role pays more than 95% of similar roles. Most pay $170,000–$216,250 — the shaded band above. At the midpoint, this role pays about $253k versus about $193k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 896 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 876 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior SRAM Engineer

Role Posting Log in to save

As a Senior SRAM Engineer within the Full Custom Memory team, you will design specialized RAM implementations for high-speed, low-power, and multiport applications across various processing chips. You will be responsible for designing best-in-class SRAM circuits using state-of-the-art technology processes while optimizing for performance, area, and power. Your daily work involves collaborating with mask designers to create dense pitch-matched layouts and verifying functionality, electrical integrity, and robustness. To streamline design automation and data collection, you will develop new flows and methodologies. The role requires expertise in SRAM and memory design techniques, macro development, and tools like Cadence Virtuoso, SPICE simulators, and waveform viewers. You should also possess skills in scripting languages including Perl, Python, Shell, and Verilog, alongside experience with Static Timing Analysis, EM/IR analysis, and Formal Functional Verification for next-generation AI chips.

Skills

SRAM Circuit Design Cadence Virtuoso SPICE Verilog Python Perl Shell Static Timing Analysis EM IR Analysis Formal Functional Verification Layout

What you'll do

Design high-performance SRAM circuits using state-of-the-art technology processes.
Optimize circuit designs for performance, area, and power constraints.
Work with mask designers to create high-quality, dense, and pitch-matched layouts.
Verify circuit functionality, electrical integrity, and robustness.
Develop and improve design flows and methodologies to streamline automation and data analysis.
Ensure successful silicon production through rigorous verification and flow optimization.

What we're looking for

BS/MS/PhD in Electrical or Computer Engineering (or equivalent experience).
Minimum 12 years of circuit design experience.
Strong understanding of SRAM and memory design techniques and macro/block development.
Familiarity with industry tools such as Cadence Virtuoso, SPICE simulators, and waveform viewers (preferred).
Background in developing and using flows for Static Timing Analysis, EM, and IR analysis (preferred).
Experience with Formal Functional Verification (preferred).
Experience with scripting languages including Perl, Python, Shell, or Verilog (preferred).
Strong self-motivation, attention to detail, and clear data analysis and presentation skills (preferred).

Similar roles

Staff Engineer, SRAM Circuit Design

Samsung Semiconductor

San Jose, CA 78 days ago $163,000–$253,000

SRAM Circuit Design HSPICE Cadence Virtuoso Spectre Python TCL Perl DRC LVS FinFET GAA SOI PPA DFM Silicon Debug Power Gating Voltage Scaling

10+ yrs exp

Save

Senior Staff Principal CPU SRAM Design Engineer

Qualcomm

Austin, TX 43 days ago $179,000–$268,400

SRAM Circuit Simulation Monte Carlo Analysis Static Timing Analysis Verilog BIST DFT NanoTime Ansys EMIR ESP-CV Liberate Schematic Capture Layout Design Functional Verification FinFET Nanosheet

10+ yrs exp

Save

CPU SRAM Design Engineer

Qualcomm

Austin, TX 43 days ago $122,500–$183,700

SRAM Register File Verilog Circuit Simulation Monte Carlo Analysis Static Timing Analysis FinFET Nanosheet BIST DFT NanoTime Ansys EMIR ESP-CV Liberate Schematic Capture Layout Design Functional Verification

2+ yrs exp

Save

Senior Circuit Design Engineer

Nvidia

Santa Clara, CA 16 days ago $168,000–$264,500

Circuit Design Mixed-Signal Analog Digital Spice Static Timing Analysis EM/IR Analysis RTL Logic Synthesis Place and Route DFT Perl Tcl Make Automated Tools Transistor-level Analysis

8+ yrs exp Hybrid

Save

SRAM Circuit Design Engineer

Apple Inc

Santa Clara, CA 41 days ago $184,700–$324,800

SRAM Circuit Design RTL SoC GDS DFT IR/EM Machine Learning Scripting Memory Hierarchy Cache Design Schematic Capture Silicon Debug Nanometer Device Physics

10+ yrs exp

Save

SRAM Circuit Design Engineer

Apple Inc

Beaverton, OR 41 days ago

SRAM Circuit Design RTL SoC GDS DFT IR/EM Machine Learning Scripting Schematic Capture Simulation Verification Memory Hierarchy Cache Design Nanometer Device Physics

10+ yrs exp

Save