Staff Engineer, SRAM Circuit Design

Samsung Semiconductor

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$163,000–$253,000 / yr
Posted
2 days ago
Freshness
Confirmed live today

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $195k
This role $208k
$143k $265k
below market most similar roles pay here above market

This role pays more than 59% of similar roles. Most pay $172,000–$217,700 — the blue band above. At the midpoint, this role pays about $208k versus about $195k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Semiconductor

Samsung Semiconductor is the global semiconductor business unit of Samsung Electronics, designing and manufacturing memory chips, logic semiconductors, and foundry solutions for a broad range of applications.

Samsung Semiconductor currently has 39 open roles on FindRole.

Listed pay typically runs $163,000–$253,000 across 37 roles with salary data.

Most-posted roles

View all roles at Samsung Semiconductor

At a glance

TL;DR · Staff Engineer, SRAM Circuit Design

The Staff Engineer, SRAM Circuit Design leads the development of next-generation SRAM solutions for high-performance, low-power memory circuits in semiconductor products. This role involves driving end-to-end design, including bit cells, sense amplifiers, decoders, and control circuits for advanced process nodes like 2nm, 3nm, and 5nm. Key responsibilities include optimizing for power, performance, and area, developing custom layouts, performing physical design verifications like DRC and LVS, and creating automation scripts. The position requires expertise in semiconductor device physics, including FinFET and GAA, and proficiency with tools such as HSPICE, Spectre, and Cadence Virtuoso. Candidates must also utilize scripting languages like Python, Perl, or TCL. The work focuses on improving SRAM design methodologies and supporting silicon bring-up for computing, mobile, and AI platforms.

What does a Engineer earn in California?

Median $199850 from 102 postings across 29 companies.

See salary data

What you'll do

  • Design and develop SRAM memory arrays including bit cells, sense amplifiers, decoders, and control circuits for advanced process nodes.
  • Optimize SRAM designs for performance, power, area (PPA), and yield.
  • Develop custom layouts and perform physical design verifications such as DRC and LVS.
  • Create and improve SRAM design methodologies and automation scripts for design, simulation, and verification.
  • Perform extensive circuit simulations using tools like HSPICE, finesim, or Cadence Spectre to validate functionality.
  • Develop test plans and support silicon bring-up in coordination with product and test engineers.
  • Mentor junior engineers on SRAM design techniques and industry best practices.
  • Contribute to patents, technical papers, and industry conferences to advance SRAM technology.

What we're looking for

  • Bachelor's degree in electrical engineering with 10+ years of industry experience or master's degree in electrical engineering with 8+ years of experience (preferred).
  • Prior experience in SRAM or memory circuit design with a proven track record in advanced process nodes.
  • Strong understanding of semiconductor device physics and process technology including FinFET, GAA, and SOI.
  • Expertise in SRAM architecture including bitcells, sense amplifiers, write drivers, and read/write control paths.
  • Proficiency in circuit simulation and design tools such as Spectre, HSPICE, and Cadence Virtuoso.
  • Knowledge of scripting languages like Python, Perl, or TCL for design task automation.
  • Experience with advanced technology nodes such as 5nm, 3nm, or beyond.
  • Knowledge of SRAM compiler development and low-power design techniques like power gating and voltage scaling.

More like this

Similar roles

CPU SRAM Design & Layout Engineer

Qualcomm

Santa Clara, CA 51 days ago $147,900–$221,900
SRAM Design Register Files Cadence Virtuoso Calibre LVS/DRC FinFET Nanosheet Static Timing Analysis Monte Carlo Analysis Verilog BIST DFT EMIR Analysis NanoTime Ansys EMIR ESP-CV Liberate SKILL Physical Verification Circuit Simulation Floorplanning
5+ yrs exp

Senior Staff Principal CPU SRAM Design Engineer

Qualcomm

Austin, TX 28 days ago $186,700–$280,100
SRAM Design Verilog Schematic Capture Circuit Simulation Static Timing Analysis Monte Carlo Analysis Layout Design DFT BIST NanoTime Ansys EMIR ESP-CV Liberate FinFET Nanosheet Functional Verification Power Analysis Electrical Characterization
6+ yrs exp

SRAM Circuit Design Engineer

Apple Inc

Beaverton, OR 101 days ago
SRAM Design Circuit Design RTL SoC Design DFT Schematic Capture IR/EM Machine Learning Simulations Silicon Debug Memory Hierarchy
3+ yrs exp

SRAM Circuit Design Engineer

Apple Inc

San Diego, CA 101 days ago $142,300–$263,300
SRAM Design RTL SoC Design Circuit Design Schematic Capture DFT IR/EM Machine Learning
3+ yrs exp

SRAM Circuit Design Engineer

Apple Inc

Santa Clara, CA 125 days ago $150,400–$277,600
SRAM Design SoC Design RTL Circuit Design Schematic Capture DFT IR/EM Machine Learning Silicon Debug Memory Hierarchy Scripting
3+ yrs exp

SRAM Circuit Design Engineer

Apple Inc

Beaverton, OR 90 days ago
SRAM Design Circuit Design RTL SoC Design Schematic Capture DFT IR/EM Machine Learning
10+ yrs exp