Staff Engineer, SRAM Circuit Design

Samsung Semiconductor

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
San Jose, CA
Salary
$163,000–$253,000 / yr
Posted
11 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $198k
This role $208k
$148k most similar roles pay here $264k

This role pays more than 57% of similar roles. Most pay $177,250–$217,900 — the shaded band above. At the midpoint, this role pays about $208k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Semiconductor

Samsung Semiconductor is the global semiconductor business unit of Samsung Electronics, designing and manufacturing memory chips, logic semiconductors, and foundry solutions for a broad range of applications.

Samsung Semiconductor currently has 48 open roles on FindRole.

Listed pay typically runs $163,000–$253,000 across 48 roles with salary data.

Most-posted roles

View all roles at Samsung Semiconductor

At a glance

TL;DR · Staff Engineer, SRAM Circuit Design

Staff Engineer, SRAM Circuit Design will lead the development of next-generation SRAM solutions for high-performance, low-power memory circuits in advanced semiconductor products. The role involves driving end-to-end design of memory arrays, including bit cells, sense amplifiers, decoders, and control circuits for 2nm, 3nm, and 5nm nodes. Key responsibilities include optimizing designs for power, performance, and area (PPA), creating custom layouts, performing physical design verifications like DRC and LVS, and developing automation scripts. The candidate will perform extensive circuit simulations using HSPICE, finesim, or Cadence Spectre to validate functionality while mentoring junior engineers. Required expertise includes semiconductor device physics, SRAM architecture, and scripting languages such as Python, Perl, and TCL. This role addresses critical PPA efficiency challenges for computing, mobile, and AI platforms by developing advanced memory technologies and robust design methodologies.

What does a Engineer earn in California?

Median $212200 from 87 postings across 26 companies.

See salary data

What you'll do

  • Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders, and control circuits for advanced process nodes.
  • Optimize SRAM designs to improve performance, power, area (PPA), and yield.
  • Develop custom layouts and perform physical design verifications such as DRC and LVS.
  • Create and improve SRAM design methodologies and automation scripts for simulation and verification.
  • Perform extensive circuit simulations using tools like HSPICE or Cadence Spectre to validate functionality.
  • Collaborate with product and test engineers to develop test plans and support silicon bring-up.
  • Mentor junior engineers on SRAM design techniques and industry best practices.
  • Contribute to patents, technical papers, or industry conferences to advance SRAM technology.

What we're looking for

  • Bachelor's degree in electrical engineering with 10+ years of experience or a master's degree with 8+ years of experience (preferred).
  • Proven track record in SRAM or memory circuit design for advanced process nodes.
  • Strong understanding of semiconductor device physics and process technology including FinFET, GAA, and SOI.
  • Expertise in SRAM architecture including bitcells, sense amplifiers, write drivers, and control paths.
  • Proficiency in circuit simulation tools such as Spectre, HSPICE, and Cadence Virtuoso.
  • Knowledge of scripting languages like Python, Perl, or TCL for automation.
  • Experience with advanced technology nodes such as 5nm, 3nm, or beyond.
  • Familiarity with timing analysis, power analysis, and design for manufacturability (DFM).

More like this

Similar roles

Senior SRAM Engineer, Circuit Design

Nvidia

Santa Clara, CA 4 days ago $136,000–$218,500
SRAM Circuit Design Cadence Virtuoso Python Perl SPICE Static Timing Analysis EM and IR Analysis Formal Verification Layout Schematic Data Analysis Design Automation
3+ yrs exp

Senior SRAM Engineer

Nvidia

Remote 34 days ago $196,000–$310,500
SRAM Circuit Design Cadence Virtuoso SPICE Verilog Python Perl Shell Static Timing Analysis EM IR Analysis Formal Functional Verification Layout
10+ yrs exp Remote

Senior Staff Principal CPU SRAM Design Engineer

Qualcomm

Austin, TX 10 days ago $186,700–$280,100
SRAM Circuit Simulation Monte Carlo Analysis Static Timing Analysis Verilog BIST DFT NanoTime Ansys EMIR ESP-CV Liberate Schematic Capture Layout Design Functional Verification FinFET Nanosheet
10+ yrs exp

CPU SRAM Design Engineer

Qualcomm

Austin, TX 59 days ago $122,500–$183,700
SRAM Register File Verilog Circuit Simulation Monte Carlo Analysis Static Timing Analysis FinFET Nanosheet BIST DFT NanoTime Ansys EMIR ESP-CV Liberate Schematic Capture Layout Design Functional Verification
2+ yrs exp

SRAM Circuit Design Engineer

Apple Inc

Beaverton, OR 56 days ago
SRAM Circuit Design RTL SoC GDS DFT IR/EM Machine Learning Scripting Schematic Capture Simulation Verification Memory Hierarchy Cache Design Nanometer Device Physics
10+ yrs exp

SRAM Circuit Design Engineer

Apple Inc

Santa Clara, CA 56 days ago $184,700–$324,800
SRAM Circuit Design RTL SoC GDS DFT IR/EM Machine Learning Scripting Memory Hierarchy Cache Design Schematic Capture Silicon Debug Nanometer Device Physics
10+ yrs exp