Senior SRAM Engineer, Circuit Design

Nvidia

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$136,000–$218,500 / yr
Posted
4 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $197k
This role $177k
$125k most similar roles pay here $243k

This role pays less than 62% of similar roles. Most pay $177,250–$216,250 — the shaded band above. At the midpoint, this role pays about $177k versus about $197k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 893 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 871 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior SRAM Engineer, Circuit Design

As a Senior SRAM Engineer, Circuit Design, you will join the Full Custom Macro team to design specialized memory implementations for a wide array of processing chips including high speed, low power, and multiport solutions. You will be responsible for designing best-in-class SRAM circuits using state-of-the-art technology processes while optimizing for performance, area, and power. Your daily work involves supervising mask designers to create high quality, dense pitch-matched layouts and verifying functionality, electrical integrity, and robustness. Additionally, you will develop flows and methodologies to streamline design automation and data collection. The role requires expertise in SRAM and memory design techniques, macro development, and scripting languages like Perl and Python. You may also utilize tools such as Cadence Virtuoso, SPICE simulators, and waveform viewers while performing Static Timing, EM, IR analysis, and Formal Verification for next-generation AI chips.

What you'll do

  • Design high-performance SRAM circuits using state-of-the-art technology processes.
  • Optimize circuit designs for performance, area, and power requirements.
  • Supervise mask designers to create high-quality, dense, and pitch-matched layouts.
  • Verify circuit functionality, electrical integrity, and overall robustness.
  • Develop and improve design flows and methodologies to streamline automation and data analysis.
  • Ensure successful silicon outcomes through rigorous data collection and analysis.

What we're looking for

  • BS/MS/PhD in Electrical or Computer Engineering (or equivalent experience).
  • Minimum 3 years of circuit design experience.
  • Strong understanding of SRAM and memory design techniques and macro/block development.
  • Experience with scripting languages including Perl and Python.
  • Familiarity with industry tools such as Cadence Virtuoso, SPICE simulators, and waveform viewers (preferred).
  • Background in developing and using flows for Static Timing analysis, EM and IR analysis, and Formal Verification (preferred).
  • Self-motivation, attention to detail, strong data analysis, and clear communication skills (preferred).

More like this

Similar roles

Senior SRAM Engineer

Nvidia

Remote 34 days ago $196,000–$310,500
SRAM Circuit Design Cadence Virtuoso SPICE Verilog Python Perl Shell Static Timing Analysis EM IR Analysis Formal Functional Verification Layout
10+ yrs exp Remote

Senior Circuit Design Engineer

Nvidia

Santa Clara, CA 62 days ago $136,000–$218,500
Standard Cell ROM SPICE DRC LVS Perl Tcl Make EM/IR SRAM flip flops Level Shifters Circuit Design Layout Automation
5+ yrs exp

Senior Circuit Methodology Engineer

Nvidia

Santa Clara, CA 138 days ago $168,000–$264,500
Python Perl LSF Slurm GPU Infrastructure Circuit Design Methodology Job Schedulers Automation mixed‑signal design Verification Flows
8+ yrs exp

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 44 days ago $168,000–$264,500
RTL Verilog ASIC Design Micro-architecture Logic Synthesis Timing Analysis VLSI Computer Architecture C++ Python Perl Bus Protocols Interconnect Networks DMA Engines Digital Systems
8+ yrs exp Hybrid

Senior ASIC Design Engineer

Nvidia

Santa Clara, CA 48 days ago $168,000–$264,500
Verilog System-Verilog ASIC Design RTL Logic Synthesis Timing Analysis Computer Architecture GPU Memory Systems Interconnect Networks ECO AI Workflows Autonomous Agents
8+ yrs exp

Staff Engineer, SRAM Circuit Design

Samsung Semiconductor

San Jose, CA 11 days ago $163,000–$253,000
SRAM Circuit Design HSPICE Cadence Spectre Cadence Virtuoso Python Perl TCL DRC LVS FinFET GAA SOI PPA DFM Silicon Debug Power Gating Voltage Scaling
10+ yrs exp