Senior System RTL Designer / Serdes Architect

Amd

Confirmed live today High trust

Quick summary

Work type: On-site
Location: —
Salary: $232,000–$348,000 / yr
Posted: 130 days ago
Freshness: Confirmed live today
Closes: May 26, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $200k

This role $290k

$138k most similar roles pay here $370k

This role pays more than 97% of similar roles. Most pay $171,860–$229,100 — the shaded band above. At the midpoint, this role pays about $290k versus about $200k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 512 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 512 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Senior System RTL Designer / Serdes Architect

Role Posting Log in to save

Sr. System RTL Designer/Serdes Architect will join the team to influence future architecture directions and own complex IP integration strategies for CPU, GPU, and SoC innovations. The role involves defining IP features, owning micro-architecture requirements, and driving technical specifications for various blocks while balancing performance, power, and area. Day-to-day responsibilities include aligning hardware with firmware, managing risk, performing architecture analysis for feature requests, and partnering with design teams on floorplan refinement, timing targets, and pre-silicon debug. The candidate must possess expertise in SerDes, fabrics, memory subsystems, I/O, clocking, or security, alongside knowledge of power management and low power microarchitecture. This position focuses on solving performance bottlenecks and optimizing hardware for complex workloads within the high-performance computing space, requiring a blend of technical depth and cross-functional collaboration to deliver groundbreaking silicon solutions.

Similar roles

SerDes RTL Design Engineer

Amd

San Jose, CA 22 days ago $166,400–$249,600

RTL Verilog System Verilog SerDes PMA PCS Python Perl TCL CMOS Static Timing Analysis LINT CDC RDC Digital Signal Processing Low Power Design Mixed Signal Design PPA Analysis

Hybrid

Save

Director, CPU RTL Design Engineering

Amd

Remote (Santa Clara, CA) 8 days ago $248,800–$373,200

RTL Design x86 Computer Architecture Logic Design Python Ruby Perl Silicon Development Lifecycle Tapeout Instruction Set Architecture Memory Hierarchy Processor Pipeline Scripting Automation

Remote

Save

Senior RTL Design Engineer

Amd

San Jose, CA 9 days ago $200,000–$300,000

Verilog SystemVerilog UVM Python Tcl Perl Shell DFT STA ASIC SoC FPGA Synopsys Cadence VCS PrimeTime GDS HBM PCIe SerDes

Hybrid

Save

Interconnect Micro-architect/RTL Design Engineer

Amd

Austin, TX 2 days ago $178,400–$267,600

Verilog System Verilog RTL Design C C++ Python Perl x86 ARM ISA NoC Cache DFT Digital Electronics High-Speed Design

Hybrid

Save

Senior RTL Design Engineer, DDR/LPDDR Memory Controller

Amd

Austin, TX +2 85 days ago $178,400–$267,600

RTL Design Verilog SystemVerilog Python Perl Tcl Digital Logic Design Computer Architecture DDR LPDDR EDA Tools Lint CDC Timing Analysis Synthesis Simulation Verification

Hybrid

Save

CPU Systems RTL Engineer

Qualcomm

Santa Clara, CA 17 days ago $175,600–$263,400

RTL Verilog VHDL Microarchitecture Logic Design Python Perl Waveform Debugging Simulators Power Management Functional Verification Hardware Engineering Firmware

4+ yrs exp

Save