Senior Manager Packaging Engineering

Amd

Confirmed live 2 days ago High trust

Quick summary

Work type
On-site
Location
Santa Clara, CA
Salary
$180,560–$270,840 / yr
Posted
14 days ago
Freshness
Confirmed live 2 days ago
Closes
Oct 12, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $205k
This role $226k
$142k $285k
below market most similar roles pay here above market

This role pays more than 70% of similar roles. Most pay $170,750–$239,887 — the blue band above. At the midpoint, this role pays about $226k versus about $205k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 505 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 505 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Senior Manager Packaging Engineering

The Sr. Manager Packaging Engineering leads the design execution of next-generation Data Center GPU and MI programs. This leadership role involves managing cross-functional teams across design, Signal/Power Integrity, substrate vendors, and OSAT partners to deliver high-performance, high-complexity package designs. Key responsibilities include overseeing end-to-end program execution, mentoring global teams of package design engineers, and driving operational excellence through milestone tracking and risk management. The role requires technical expertise in package layout, high-speed design, and multi-die integration, specifically for chiplets and 2.5D/3D integration. Candidates must utilize tools like Synopsys 3DICC and Cadence SiP/APD while championing AI/ML-enabled automation for layout optimization and predictive analytics. The position solves complex technical challenges in semiconductor packaging to ensure manufacturability, yield optimization, and design convergence for high-performance computing products.

What you'll do

  • Lead end-to-end execution of multiple Data Center GPU and MI package design programs.
  • Manage schedule, quality, and cost targets while navigating competing priorities in a high-pressure environment.
  • Establish execution frameworks including milestone tracking, risk management, and readiness gates.
  • Lead, mentor, and develop a high-performing team of package design engineers across different geographies.
  • Coordinate with silicon, SI/PI, thermal, and manufacturing teams to ensure design convergence.
  • Engage with OSAT and substrate vendors to optimize design feasibility, manufacturability, and yield.
  • Drive the adoption of AI/ML-enabled tools and automation to improve design productivity and workflows.

What we're looking for

  • B.S. or higher in Electrical Engineering, Computer Engineering, Mechanical Engineering, or a related field.
  • Excellent program management and leadership skills to lead cross-functional teams in a fast-paced environment.
  • Experience in semiconductor package design, with a focus on high-performance or data center products (preferred).
  • Proven experience leading teams and executing multiple concurrent complex projects in fast-paced environments (preferred).
  • Strong understanding of package layout, high-speed design considerations, and multi-die integration (preferred).
  • Experience with AI/ML applications in engineering workflows such as design automation or data analytics (preferred).
  • Hands-on experience with industry tools such as Synopsys 3DICC, Cadence SiP / APD or equivalent (preferred).
  • Experience in Data Center GPU, HPC, or advanced packaging technologies like chiplets and 2.5D/3D integration (preferred).

More like this

Similar roles

Senior Manager Packaging Engineering

Amd

Austin, TX 14 days ago $164,320–$246,480
Semiconductor Package Design Data Center GPU Chiplets 2.5D/3D Integration Synopsys 3DICC Cadence SiP Power Integrity AI/ML Design Automation Layout Optimization Design Rule Checking Predictive Analytics Digital Transformation OSAT

Senior Director of Packaging Engineering

Amd

San Jose, CA 18 days ago $268,960–$403,440
IC Packaging Mechanical Design Chiplet Architecture 2.5D/3D Integration High-Volume Manufacturing (HVM) New Product Introduction (NPI) FEA CFD S-parameters SerDes PDN Design WLCSP Flip-Chip System-in-Package (SiP)

Packaging Design Engineer

Amd

Austin, TX 12 days ago $100,000–$150,000
Package Design Substrate Layout Bump Maps Interposers Signal Integrity Power Integrity AI/ML Automation EDA Tools Tapeout Silicon Bridge Heterogeneous Integration

Senior IC Packaging Development Engineer

Nvidia

Santa Clara, CA 103 days ago
IC Packaging Failure Analysis NPI Flip-chip 2.5D/3D Packaging Wire Bonding Substrate Architecture Cadence Allegro Package Designer ANSYS ABAQUS SEM EDX CSAM X-Ray LIT Finite Element Modeling Material Characterization EDA Software
10+ yrs exp

Advanced Packaging Integration Engineer

Applied Materials

Santa Clara, CA 91 days ago $161,000–$221,000
Advanced Packaging Hybrid Bonding 2.5D/3D Heterogeneous Integration Semiconductor Processing TSV RDL Underfill Bumping Molding OSAT Processes Micro-LED CPO Design of Experiments SPC JMP MES Statistical Data Analysis Process Optimization

AI Automation Design Packaging Lead

Amd

Austin, TX 68 days ago $162,800–$244,200
Python Tcl SKILL C++ PyTorch TensorFlow AI ML EDA Cadence APD/SIP Siemens Xpedition Synopsys 3DIC/Compiler DRC LVS 2.5D 3D Packaging Chiplets Signal Integrity Auto-routing