Senior Manager ASIC Sustaining, Silicon Operations

Amazon Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Sunnyvale, CA
Salary
$277,400–$350,000 / yr
Posted
56 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $215k
This role $314k
$146k $372k
below market most similar roles pay here above market

This role pays more than 97% of similar roles. Most pay $185,200–$244,250 — the blue band above. At the midpoint, this role pays about $314k versus about $215k for comparable roles.

Based on 240 similar postings.

Employer

About Amazon Inc

Amazon Inc. is the world''s largest e-commerce and cloud computing company, operating the Amazon marketplace, AWS cloud platform, Prime subscription services, Alexa voice AI, and logistics infrastructure. Industry: E-Commerce & Cloud Computing

Amazon Inc currently has 643 open roles on FindRole.

Listed pay typically runs $143,700–$194,400 across 636 roles with salary data.

Most-posted roles

View all roles at Amazon Inc

At a glance

TL;DR · Senior Manager ASIC Sustaining, Silicon Operations

The Sr Manager ASIC Sustaining, Silicon Operations joins the Amazon Leo Supply Chain team to lead global teams across Yield and Test engineering. This role involves transitioning chips from tape-out to final product through validation, characterization, and debugging while aligning product roadmaps with market demands. The manager will analyze wafer fabrication data and test results to improve chip yield, manage relationships with foundries and Outsourced Semiconductor Assembly and Test partners, and drive design-for-test initiatives. Key responsibilities include driving process maturity, reducing test costs, and maintaining design quality standards. The position requires expertise in semiconductor hardware, specifically ASIC design, silicon photonics, RFIC, or analog/mixed-signal circuits. Candidates must navigate fabless supply chains and yield analysis to solve complex problems within the satellite broadband hardware development domain.

What you'll do

  • Transition chips from tape-out to final product by managing validation, characterization, and debugging.
  • Analyze wafer fabrication data and test results to improve chip yield and profitability.
  • Manage relationships with foundries and Outsourced Semiconductor Assembly and Test (OSAT) partners.
  • Drive process and yield maturity while maintaining high design quality standards.
  • Lead design-for-test (DFT) initiatives and execute test cost reduction strategies.
  • Align with Design, Supply Chain, and Quality teams to meet product ramp milestones.
  • Build and lead global teams across Yield and Test engineering functions.

What we're looking for

  • Candidates must be a U.S. citizen, national, permanent resident, refugee, or granted asylum.
  • Bachelor's degree in Engineering, Computer Science, or a related technical field.
  • 5+ years of product management experience.
  • 7+ years of people management experience.
  • Experience managing cross-functional projects and initiatives.
  • Master's degree (preferred).
  • 15+ years in product engineering with significant senior technical leadership experience in the semiconductor industry (preferred).
  • Export control laws and regulations, candidates.

More like this

Similar roles

Senior Manager ASIC NPI

Amazon Inc

Sunnyvale, CA 124 days ago $277,400–$350,000
ASIC NPI DFM DFT Wafer Fabrication 3D Packaging EVT DVT PVT High-Volume Manufacturing Vendor Management Product Engineering
10+ yrs exp

Senior Silicon Reliability Engineer

Amazon Inc

Sunnyvale, CA 50 days ago $213,000–$287,500
ASIC SoC MCM ATE DFT RFIC Wafer Level Reliability MTBF Product Engineering Silicon Reliability Package Design
7+ yrs exp

Manager, ASIC Design Engineering

SpaceX

Hawthorne, CA 179 days ago $190,000–$245,000
ASIC Design FPGA Verilog System Verilog RTL Synthesis Timing Closure Python TCL VCS Questa IES Spyglass Xilinx Vivado Altera Quartus II AXI AHB DSP RFIC Embedded Processors
5+ yrs exp

Senior Manager, ASIC Chip Engineering

Nvidia

Santa Clara, CA 82 days ago $232,000–$368,000
SoC VLSI RTL DFT Physical Design Emulation Silicon Bring-up Micro-architecture Low-power Design ISO26262 Data Analytics Automation Algorithm Development Verification
10+ yrs exp

Manager, ASIC Chip - GPU

Nvidia

Santa Clara, CA 82 days ago $196,000–$310,500
ASIC GPU SoC RTL VLSI DFT Silicon Process Technology Front-end Design Flow Micro-architecture Design Verification Performance Modeling Power Budgeting Yield Analysis Emulation System Design AI Datacenter Products
10+ yrs exp

Senior ASIC Design Engineer

SpaceX

Austin, TX +3 27 days ago
Verilog System Verilog RTL Design ASIC SoC Synthesis Timing Closure AXI AHB Python HDL Simulators HDL Lint Tools Clock Domain Crossing Power Optimization Embedded CPU Subsystems Formality Check Silicon Bring-up
5+ yrs exp