Senior DSP Systems Engineer, Silicon Engineering

SpaceX

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
Irvine, CA
Salary
$165,000–$265,000 / yr
Posted
29 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $187k
This role $215k
$136k most similar roles pay here $279k

This role pays more than 73% of similar roles. Most pay $157,825–$216,250 — the shaded band above. At the midpoint, this role pays about $215k versus about $187k for comparable roles.

Based on 240 similar postings.

Employer

About SpaceX

SpaceX designs, manufactures, and launches advanced rockets and spacecraft with the mission of enabling humans to become a multi-planetary species. It operates the Falcon 9, Falcon Heavy, and Starship launch vehicles, as well as the Starlink satellite internet constellation.

SpaceX currently has 680 open roles on FindRole.

Listed pay typically runs $130,000–$165,000 across 442 roles with salary data.

Most-posted roles

View all roles at SpaceX

At a glance

TL;DR · Senior DSP Systems Engineer, Silicon Engineering

Sr. DSP Systems Engineer (Silicon Engineering) joins a cross-disciplinary team to develop next-generation ASICs for space and ground infrastructure. The role involves driving program-level decisions on sensor firmware, software, and AI-driven architecture for large-scale RF sensing and satellite broadband systems. Key responsibilities include researching solutions for digital beamforming, massive MIMO, and direct-to-device technology; designing and testing algorithms for system-level performance; and collaborating with ASIC, FPGA, and RF engineers to bring up silicon-based communication systems. The candidate will work with MATLAB, C/C++, Python, and GNU Radio while modeling RF channel impairments like multipath and phase noise. This position addresses the technical challenge of providing reliable connectivity through the Starlink network by developing advanced modem designs, multi-access schemes such as OFDMA, and high-data-rate systems to enhance performance for global satellite communications.

What you'll do

  • Drive program-level decisions on sensor firmware, software, and AI-driven architecture for large-scale RF sensing systems.
  • Research and develop solutions for digital beamforming, massive MIMO, and direct-to-device technology.
  • Design, model, and test algorithms for system-level and link-level performance using floating-point and fixed-point simulations.
  • Collaborate with cross-functional teams to design, validate, and bring up silicon-based RF sensing and communication systems.
  • Generate technical specifications, requirements, test procedures, and bit-accurate vectors for spacecraft and consumer equipment.
  • Analyze system performance including link budgets and impairments while implementing test plans under dynamic program needs.

What we're looking for

  • Bachelor's degree in computer science, electrical/computer engineering, physics, math, or another STEM discipline.
  • 5+ years of experience in system-level modeling, digital signal processing, or RF/wireless system design.
  • Must be a U.S. citizen, national, lawful permanent resident, refugee, or asylee to meet ITAR requirements.
  • Master's degree in electrical engineering with emphasis in communication systems or digital signal processing (preferred).
  • Experience with AI-driven architecture, advanced digital beamforming, massive MIMO, and direct-to-device technologies (preferred).
  • Professional experience working on RF sensors or wireless modems (preferred).
  • Experience modeling RF/channel impairments and building system-level simulators (preferred).
  • Expertise in multiple access schemes, high-data-rate modem design, and wireless standards (preferred).

More like this

Similar roles

Senior DSP Systems Engineer, Silicon Engineering

SpaceX

Palo Alto, CA 29 days ago $175,000$280,000
Digital Signal Processing ASIC FPGA MATLAB Python C++ GNU Radio Massive MIMO Beamforming Link Budgets Modem Design LTE WiFi Git JIRA Confluence Bitbucket Bamboo
5+ yrs exp

Senior SOC/ASIC Physical Design Engineer

SpaceX

Austin, TX 108 days ago
ASIC SOC Physical Design RTL2GDSII Static Timing Analysis STA Floorplanning Place and Route DFT Scan MBIST LBIST FinFET CMOS Python TCL Perl Bash Makefile EDA Tools
5+ yrs exp

Senior RTL Design Engineer, Silicon Engineering

SpaceX

Palo Alto, CA 113 days ago $175,000$280,000
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB HDL Simulators EDA Tools Timing Closure Synthesis Clock Domain Crossing Power Optimization Silicon Bring-up
5+ yrs exp

Senior RTL Design Engineer

SpaceX

Irvine, CA 113 days ago $165,000$260,000
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB Synthesis Timing Closure HDL Simulators EDA Tools Clock Domain Crossing Power Optimization Silicon Bring-up
5+ yrs exp

Senior RTL Design Engineer

SpaceX

Redmond, WA 113 days ago $165,000$260,000
Verilog System Verilog ASIC SoC RTL Design Python AXI AHB Synthesis Timing Closure HDL Simulators HDL Lint Tools Clock Domain Crossing Power Optimization
5+ yrs exp

Senior SOC/ASIC Physical Design Engineer

SpaceX

Sunnyvale, CA 108 days ago $175,000$280,000
ASIC Physical Design RTL2GDSII STA EDA Tools Python TCL Perl Bash Makefile DFT Scan MBIST LBIST FinFET CMOS Floorplanning Place and Route Synthesis Electromigration
5+ yrs exp