SOC Silicon Design Engineer

Amd

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Austin, TXBoxborough, MA
Salary
$178,400–$267,600 / yr
Posted
144 days ago
Freshness
Confirmed live yesterday
Closes
May 13, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $198k
This role $223k
$136k most similar roles pay here $282k

This role pays more than 69% of similar roles. Most pay $164,563–$231,725 — the shaded band above. At the midpoint, this role pays about $223k versus about $198k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 512 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 512 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · SOC Silicon Design Engineer

As a SOC Silicon Design Engineer on the Computing & Graphics SoC Architecture team, you will develop and design custom silicon for client, discrete graphics, handheld gaming, and gaming consoles. You will work with lead architects to define customer-specific architectures, contribute to product specifications, and analyze performance, power, and area trade-offs from concept through production. Your daily responsibilities include supporting pathfinding activities, compiling competitive analysis data, and translating requirements into detailed technical specifications while ensuring feature interoperability across teams. The role requires a deep understanding of SoC construction including fabric connectivity, memory systems, and floor planning. You will utilize EDA tools, VLSI design flows, and CMOS technology to solve complex problems. Proficiency in scripting languages like Perl, TCL, and Python is preferred to help streamline workflows and automate processes for the team.

What you'll do

  • Support pathfinding activities to influence and define next-generation SoC architectures.
  • Analyze design trade-offs regarding performance, power, and area impact.
  • Compile and analyze competitive data to inform product strategy.
  • Translate customer requirements into detailed micro-architecture specifications.
  • Ensure architectural alignment of features with internal engineering and IP teams.
  • Develop and maintain comprehensive end-to-end process documentation for cross-team alignment.
  • Conduct experiments and analysis to formulate technical recommendations for global design teams.

What we're looking for

  • Bachelor's, Master's, or PhD in Electrical Engineering, Computer Engineering, or Computer Science.
  • Solid understanding of SoC construction including fabric connectivity, memory systems, power delivery, clock distribution, floor planning, and packaging (preferred).
  • Skills in scripting, data analysis, experience with EDA tools, VLSI design flow, and CMOS technology (preferred).
  • Proficiency in scripting languages such as Perl, TCL, or Python (preferred).
  • Strong problem-solving, organizational, and communication skills.
  • Ability to analyze and understand sophisticated workflows and processes while developing ways to streamline and automate them (preferred).
  • Proven ability to translate complex technical details into clear, concise, and well-structured documentation (preferred).

More like this

Similar roles

Silicon Design Engineer

Amd

San Jose, CA 66 days ago $166,400–$249,600
ASIC SoC RTL-to-GDS Synthesis Floorplanning Clock Tree Synthesis Static Timing Analysis PrimeTime Design Compiler Innovus Fusion Compiler DRC LVS IR Drop Electromigration Python Tcl Shell Scripting FPGA FinFET

Senior SOC/ASIC Physical Design Engineer

SpaceX

Austin, TX +2 131 days ago
ASIC SOC Physical Design RTL2GDSII Static Timing Analysis STA Floorplanning Place and Route DFT Scan MBIST LBIST FinFET CMOS Python TCL Perl Bash Makefile EDA Tools
5+ yrs exp

Senior SOC/ASIC Physical Design Engineer

SpaceX

Irvine, CA +2 131 days ago $165,000–$260,000
ASIC SOC Physical Design RTL2GDSII Static Timing Analysis (STA) EDA Tools Python TCL Perl Bash Makefile DFT Scan MBIST LBIST FinFET CMOS Floorplanning Place and Route Synthesis
5+ yrs exp

Senior SOC/ASIC Physical Design Engineer

SpaceX

Palo Alto, CA +3 131 days ago $175,000–$280,000
ASIC Physical Design RTL2GDSII STA EDA Tools Python TCL Perl Bash Makefile DFT Scan MBIST LBIST FinFET CMOS Floorplanning Place and Route Synthesis Electromigration
5+ yrs exp

Senior SOC Design Engineer

Nvidia

Santa Clara, CA 12 days ago $136,000–$218,500
SOC Integration RTL Design Python Perl EDA Tools Synthesis Padring Physical Design ASIC Design Design Automation Scripting DFT CAD
3+ yrs exp Hybrid

Senior SOC Physical Design Engineer

Qualcomm

San Diego, CA 17 days ago $131,175–$173,400
Physical Design Floor Planning Clock Tree Synthesis Place and Route PDN Timing Analysis LVS DRC SoC DDR Micro-architecture