SoC Design Infrastructure Methodology Implementation Engineer

Amd

Confirmed live 2 days ago High trust
Hybrid

Quick summary

Work type
Hybrid
Location
Austin, TX
Salary
$178,400–$267,600 / yr
Posted
51 days ago
Freshness
Confirmed live 2 days ago
Closes
Jul 21, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $194k
This role $223k
$130k most similar roles pay here $282k

This role pays more than 74% of similar roles. Most pay $162,000–$226,025 — the shaded band above. At the midpoint, this role pays about $223k versus about $194k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · SoC Design Infrastructure Methodology Implementation Engineer

As a SoC Design Infrastructure Methodology Implementation Engineer on the Central Methodology Infrastructure team, you will develop and implement a world-class IP-Design Management Platform in a fast-paced production environment. You will be responsible for establishing standards and techniques to optimize chip performance, cost, and power usage while automating these best practices into design flows for GPUs, CPUs, and APUs. Your daily work involves guiding company-wide adoption of methodologies, collaborating with project teams on milestone deliveries, and providing stewardship through platform maintenance and improvements based on stakeholder feedback. The role requires expertise in ASIC SoC design, RTL to GDS flow, and Silicon IP lifecycle management using tools like Perforce IPLM or IC Manage IPC. You will utilize Python, Ruby, Perl, Make, Tcl, shell scripts, Git, Artifactory, Linux/Unix administration, and AI tools like Claude or GitHub Copilot.

What you'll do

  • Develop, implement, and deploy a world-class IP-Design Management Platform.
  • Establish and guide company-wide adoption of best methodologies and practices for chip design.
  • Support project teams in meeting milestone deliveries using the new IP-Design Management Platform.
  • Maintain and provide ongoing support for the platform based on stakeholder feedback.
  • Improve and evolve the platform's functionality to enhance efficiency and consistency.
  • Automate design flows and workflows using scripting languages and AI tools.
  • Manage Silicon IP lifecycle processes including integration, reuse, and productization.

What we're looking for

  • Bachelor's or Master's degree in Computer Engineering or Electrical Engineering.
  • Experience with ASIC SoC design and implementation.
  • Experience with RTL to GDS flow.
  • Experience with Silicon IP integration at the SOC level.
  • Experience with Silicon IP lifecycle management tools like Perforce IPLM or IC Manage IPC.
  • Experience with scripting and automation using Python, Ruby, Perl, Make, Tcl, or shell scripts.
  • Experience with version control systems such as Perforce, Git, or Artifactory.
  • Experience with Linux/Unix system administration and working with EDA vendors.

More like this

Similar roles

SoC Physical Design Methodology Engineer

Apple Inc

Austin, TX 156 days ago
Physical Design SoC PPA Parasitic Extraction Spice Static Timing Analysis Python Tcl Machine Learning Data Science Circuit Design Power Delivery Signoff Flows Interconnects
10+ yrs exp

SoC Physical Design Methodology Engineer

Apple Inc

Austin, TX 155 days ago
Physical Design SoC PPA Python Tcl Spice Static Timing Analysis Parasitic Extraction Circuit Design Machine Learning Data Science Signoff Flows Power Delivery Interconnects
3+ yrs exp

SoC Systems & Infrastructure Engineer

Qualcomm

San Diego, CA 28 days ago $115,600$173,400
ASIC SoC RTL Verilog SystemVerilog FPGA Emulation Python C/C++ Tcl Perl Linux Embedded Linux JTAG Git CI/CD EDA Veloce Palladium PCIe AXI I2C Ethernet

Senior EDA Engineer, SOC Design Methodology

Nvidia

Santa Clara, CA 7 days ago $136,000$218,500
Verilog SystemVerilog C++ Python Perl Tcl SoC Design ASIC Design RTL Data Structures Algorithms Synopsys Fusion Compiler AI Coding Tools Claude Code Cursor
Hybrid

Silicon Design Engineer

Amd

San Jose, CA 43 days ago $166,400$249,600
ASIC SoC RTL-to-GDS Synthesis Floorplanning Clock Tree Synthesis Static Timing Analysis PrimeTime Design Compiler Innovus Fusion Compiler DRC LVS IR Drop Electromigration Python Tcl Shell Scripting FPGA FinFET

SoC Physical Design Methodology Engineer

Apple Inc

San Jose, CA 156 days ago $184,700$324,800
Physical Design SoC PPA Parasitic Extraction Spice Static Timing Analysis Python Tcl Machine Learning Data Science Circuit Design Signoff Flows Power Delivery Interconnects
10+ yrs exp