Senior Software Engineer, RISC-V Instruction Set Simulator

Qualcomm

Confirmed live 2 days ago High trust

Quick summary

Work type
On-site
Location
Cupertino, CA
Salary
$167,100–$250,700 / yr
Posted
10 days ago
Freshness
Confirmed live 2 days ago
Closes
Feb 28, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $189k
This role $209k
$122k most similar roles pay here $264k

This role pays more than 75% of similar roles. Most pay $167,921–$209,825 — the shaded band above. At the midpoint, this role pays about $209k versus about $189k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 623 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 603 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Senior Software Engineer, RISC-V Instruction Set Simulator

Senior Software Engineer — RISC-V Instruction Set Simulator (Simulator Engineer) joins the CPU Engineering team to develop a high-performance, production-grade RISC-V Instruction Set Simulator. This simulator serves as a golden reference model for 64-bit RISC-V processors, supporting co-simulation against RTL, random test generation, and pre-silicon firmware development. The role involves translating RISC-V specification chapters into C++ code, maintaining the fetch, decode, and execute engines, and managing memory protection and privilege-level logic. Candidates will build developer tools, write unit tests, and manage simulator extensions. Required skills include expert C++ programming, knowledge of processor architecture including pipelines and interrupts, and experience with systems programming or hardware description. Preferred qualifications include familiarity with RISC-V, x86, or ARM architectures, Python 3+, GDB, ELF binaries, Linux internals, and tools like QEMU, Spike, or gem5 to ensure bit-accurate simulation correctness.

What does a Software Engineer earn in California?

Median $214000 from 775 postings across 63 companies.

See salary data

What you'll do

  • Translate RISC-V specification chapters into functional C++ code for various extensions.
  • Maintain the simulator's fetch, decode, execute engine, and memory protection logic.
  • Develop co-simulation harnesses to compare the ISS against RTL at the instruction level.
  • Write targeted unit tests to verify features against official RISC-V specifications.
  • Build and maintain a suite of simulator extensions and utilities for user productivity.
  • Ensure the simulator remains accurate enough to boot Linux and run long benchmarks.

What we're looking for

  • Bachelor's degree with 4+ years of experience in engineering or a related field.
  • Master's degree with 3+ years of experience in engineering or a related field.
  • PhD with 2+ years of experience in engineering or a related field.
  • Solid C++ skills and the ability to navigate unfamiliar codebases.
  • Knowledge of processor architecture, including pipelines, memory, privilege levels, and interrupts.
  • Experience in low-level or systems programming such as embedded systems, operating systems, compilers, or hardware description.
  • Familiarity with RISC-V, x86, or ARM architectures.
  • Experience with simulators like QEMU, Spike, gem5, or tools like GDB and Python 3+.

More like this

Similar roles

CPU Micro-Architecture and RTL Design Engineer (RISC-V)

Qualcomm

Santa Clara, CA +1 43 days ago $167,100$250,700
RISC-V RTL Design Verilog VHDL Microarchitecture Python Perl Logic Design Functional Verification Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution
4+ yrs exp

CPU Verification Engineer (RISC-V)

Qualcomm

Remote (Santa Clara, CA) +4 43 days ago $167,100$250,700
RISC-V Micro-architecture Assertion Gate-level Simulation Assembly Testbench Coverage Collection Silicon bringup Mixed Signal Verification Waveform Viewers Simulators Transactors Memory Management Cache Coherence
4+ yrs exp Remote

CPU Architecture Performance Engineer (RISC V)

Qualcomm

Santa Clara, CA +1 43 days ago $167,100$250,700
CPU Architecture Micro-architecture C C++ Python Perl RTL SIMD Compiler Technology OS Internals Performance Modeling Simulation Hardware Engineering
4+ yrs exp

RISCV CPU System RTL Engineer

Qualcomm

Santa Clara, CA +3 12 days ago $142,200$213,400
RISCV RTL Design Verilog VHDL Microarchitecture Logic Design Power Management Python Perl Waveform Debugging Simulators Hardware Engineering System Architecture
2+ yrs exp