Senior Product Development Engineer

Nvidia

Confirmed live yesterday Trusted

Quick summary

Work type
On-site
Location
Santa Clara, CA
Employment
Full-time
Posted
49 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

How this pay compares to similar roles

Similar $183k
$126k $231k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $151,356–$214,200.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 1655 open roles on FindRole.

Listed pay typically runs $184,000–$287,500 across 1061 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior Product Development Engineer

The Senior Product Development Engineer joins the Operations Product Development Engineering GPU Team to productize NVIDIA chips for consumer, professional, and datacenter markets. This role involves driving latest architecture designs to market by designing final test processes to enhance manufacturing efficiency for GPUs built in leading-edge process technology. Key responsibilities include identifying yield bottlenecks, analyzing test failures on Automatic Test Equipment, proposing DOEs for characterization problems, and leading cross-functional efforts with design, foundry, and quality teams. Candidates must possess experience in digital design, circuit analysis, characterization, and qualification. Required technical skills include knowledge of ATE test flows, DFT, and device physics, alongside proficiency in statistical data analysis using JMP. Preferred expertise includes Advantest 93K testers, logic or SRAM characterization, and scripting in Python or Perl.

What you'll do

  • Drive the latest architecture designs to market for consumer, professional, and datacenter markets.
  • Design final test processes to enhance manufacturing efficiency for GPUs built on leading-edge technology.
  • Identify and resolve yield bottlenecks and analyze test failures at the wafer and package levels.
  • Propose DOEs and develop solutions to complex characterization problems.
  • Lead cross-functional efforts to root-cause and solve technical problems with design, foundry, and quality teams.
  • Influence future ASIC designs to improve test coverage, product yield, and silicon bring-up.

What we're looking for

  • Master's degree in Electrical Engineering or equivalent experience.
  • 5+ years of product development engineering or relevant experience.
  • Experience with digital design, circuit analysis, characterization, and qualification.
  • Knowledge of ATE test flows, DFT, and device physics.
  • Proficiency in statistical data analysis using JMP software or other tools.
  • Strong interpersonal communication skills and ability to lead cross-functional collaboration.
  • Hands-on skills with Advantest 93K tester with SMT7 or SMT8 OS (preferred).
  • Experience with logic or SRAM and Voltage/Frequency characterization (preferred).

More like this

Similar roles

Senior Product Development Engineer

Nvidia

Santa Clara, CA 130 days ago $136,000–$212,750
ATE SOC DFT Scan MBIST Mixed-Signal HTOL ESD LU HTS TC HAST Teradyne Advantest Failure Analysis Silicon Qualification Burn-in NPI MP
5+ yrs exp

Senior Product Development Engineer

Nvidia

Santa Clara, CA 63 days ago $200,000–$322,000
Electrical Engineering Linux PCIe Ethernet I2C SPI Signal Integrity Fault Analysis Computer Architecture Timing Analysis Failure Analysis GPU CPU
10+ yrs exp

Senior Board Product Development Engineer

Nvidia

Santa Clara, CA 63 days ago
Hardware Design Analysis Prototype Bring-up Failure Verification Manufacturing Test DFX ARM x86 Production Ramps Hardware Design Quality Systems Risk Mitigation Process Optimization
8+ yrs exp

Characterization Product Development Engineer

Nvidia

Santa Clara, CA 63 days ago
ATE DFT Digital Design Circuit Analysis Python Perl JMP SMT7 SMT8 Advantest 93K Characterization Device Physics Silicon Bring-up ASIC Design Statistical Data Analysis
2+ yrs exp