Senior ASIC Verification Engineer

Nvidia

Quick summary

Work type
On-site
Location
Durham, NC
Salary
$136,000–$218,500 / yr
Posted
148 days ago

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $188k
This role $177k
$126k most similar roles pay here $228k

This role pays more than 53% of similar roles. Most pay $158,850–$216,250 — the shaded band above. At the midpoint, this role pays about $177k versus about $188k for comparable roles.

Based on 240 similar postings.

Employer

About Nvidia

Nvidia is a leading designer of graphics processing units (GPUs) and system-on-chip units, powering gaming, professional visualization, data centers, and artificial intelligence workloads. Industry: Semiconductors & AI Computing

Nvidia currently has 563 open roles on FindRole.

Listed pay typically runs $168,000–$264,500 across 556 roles with salary data.

Most-posted roles

View all roles at Nvidia

At a glance

TL;DR · Senior ASIC Verification Engineer

NVIDIA is hiring a Senior ASIC Verification Engineer to join its cutting-edge team responsible for verifying the design and implementation of leading SoC's and GPU's. In this role, you will define verification scope, develop infrastructure for memory subsystem units, and collaborate with architects, designers, and software engineers across sites. The ideal candidate has 5+ years of relevant experience in verification methodology, creating reusable components, and using random stimulus, functional coverage, and assertion-based verification techniques. Proficiency in C++ or SystemVerilog, along with exposure to design and verification tools like VCS, Debussy, GDB, and methodologies such as UVM is essential. Strong problem-solving and communication skills are required, with additional experience in high-speed IO protocols and memory coherence being a significant advantage.

What you'll do

  • Define and execute verification scope for complex SoC and GPU designs.
  • Develop and enhance verification infrastructure for memory subsystem units.
  • Create reusable verification components using advanced verification methodologies.
  • Collaborate with cross-functional teams to ensure comprehensive design coverage.
  • Utilize random stimulus, functional coverage, and assertion-based techniques effectively.
  • Demonstrate expertise in Object-Oriented Programming with C++ or SystemVerilog.

What we're looking for

  • Bachelor's or Master's degree in EE, CS, CE or equivalent experience.
  • 5+ years of ASIC verification experience with advanced methodologies.
  • Expertise in C++ and/or SystemVerilog for verification purposes.
  • Knowledge of UVM or similar verification methodologies and tools.
  • Strong problem-solving skills and passion for debugging complex issues.

More like this

Similar roles

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 36 days ago $136,000$218,500
SystemVerilog UVM Object-Oriented Programming Constrained Random Sequences Scoreboard Functional Coverage Memory Consistency Models Arbitration Policies Interface Protocols On-Chip Interconnect Caches xbar/Interconnect Fabric AI Tools Verification Methodologies

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 67 days ago $136,000$218,500
SystemVerilog C++ UVM VCS Debussy GDB Python CI/CD Git Linux ASIC GPU Computer Architecture Digital Design Processor Pipeline Verification

Senior ASIC Verification Engineer

Nvidia

Durham, NC 130 days ago $136,000$218,500
SystemVerilog C++ UVM Python Perl VCS IES Debussy GDB Object-Oriented Programming Constrained Random Testing Functional Coverage Assertion-Based Verification Semiformal Verification Cache Topologies Memory Management

Senior ASIC Verification Engineer

Nvidia

Austin, TX 17 days ago $136,000$218,500
SystemVerilog UVM Perl Python dc_shell VCS Debussy GDB CI/CD ASIC RTL Object-Oriented Programming
Hybrid

Senior ASIC Verification Engineer

Nvidia

Santa Clara, CA 24 days ago $168,000$264,500
UVM C/C++ Python Perl TCL SVA AXI APB DMA Memory Controllers QSPI UART I2C ASIC verification SoC verification UVM testbenches Constrained random methodology Assertion-based design checks Code coverage Functional coverage Formal test plan documentation AI tools