RF Package Design Engineer, Senior Staff

Qualcomm

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Diego, CA
Salary
$191,800–$287,800 / yr
Posted
14 days ago
Freshness
Confirmed live today
Closes
Apr 11, 2027

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $193k
This role $240k
$139k $304k
below market most similar roles pay here above market

This role pays more than 85% of similar roles. Most pay $168,500–$217,525 — the blue band above. At the midpoint, this role pays about $240k versus about $193k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · RF Package Design Engineer, Senior Staff

The RF Package Design Engineer, Senior Staff joins the Packaging Engineering group to lead RF package design and electrical characterization for 6G infrastructure and consumer devices. This senior leadership role involves defining the packaging roadmap, projecting resource needs, and overseeing the development of technical capabilities. Day-to-day responsibilities include collaborating with RF-IC block owners on bump assignments, extracting 3D parasitic models, troubleshooting DC convergence and leakage, and automating design flows. The position requires expertise in electromagnetics, transmission line theory, and crosstalk. Key technologies include Ansys HFSS, Q3D, and SIWave, along with ADS, Hspice, Cadence Allegro, and Mentor Xpedition. Candidates must manage, train, and mentor junior engineers while interacting with cross-functional teams to solve complex RF-IC and system-in-package problems for next-generation mobile phone technologies.

What you'll do

  • Lead the RF package design and electrical characterization for 6G infrastructure and consumer devices.
  • Define the packaging roadmap and project resource needs to execute technical goals.
  • Collaborate with RF-IC block owners to optimize bump/ball assignments and perform early design analysis.
  • Establish best practices for extracting 3D parasitic models using the ANSYS Electronic Desk Suite.
  • Guide the team in troubleshooting DC convergence, leakage, and isolation issues in testbenches.
  • Develop and automate design and analysis flows for various package types and frequency bands.
  • Partner with the Advanced Technology team to develop robust future RF packaging technologies.
  • Recruit, manage, and provide technical mentoring to a team of junior engineers.

What we're looking for

  • Master's degree in Science, Engineering, or related field.
  • Bachelor's degree in Chemical, Electrical, or Mechanical Engineering with 6+ years of System/Package Design/Technology Engineering experience.
  • Master's degree in Chemical, Electrical, or Mechanical Engineering with 5+ years of System/Package Design/Technology Engineering experience.
  • PhD in Chemical, Electrical, or Mechanical Engineering with 4+ years of System/Package Design/Technology Engineering experience.
  • 10+ years of RF Package/PCB design experience.
  • Solid understanding and experience in Electromagnetics, Transmission line theory, and Crosstalk.
  • Proficiency in field solvers such as Ansys HFSS, Q3D, and PSI.
  • Proficiency in simulation tools such as ADS and Hspice.
  • Good knowledge in design tools such as Cadence Allegro/APD/Sip or Mentor Xpedition.
  • Ability to optimize RF design and analysis flow and automate it (preferred).
  • Thorough understanding of Packaging technologies and industry landscape in RF Packaging (preferred).
  • Familiarity with Analog and RF-IC design (preferred).
  • Proficiency in MatLab (preferred).
  • Experience in programming languages (C/C++) or scripting languages (Perl/Python) (preferred).
  • People Management experience (preferred).

More like this

Similar roles

Package Design Engineer - Staff

Qualcomm

San Diego, CA 40 days ago $160,200–$240,200
Cadence APD Siemens Xpedition Package Designer Cadence Allegro SiP DFM DRC ERC signal-integrity HFSS Q3D XtractIM PCIe DDR UCIE S-parameters RLGC model Calibre Flip chip BGA 2.5D/3D Interposer
5+ yrs exp

IC Package Design Engineer

Apple Inc

Los Angeles, CA 7 days ago $122,700–$214,300
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters Unix Linux DFM DRC DDR PCIe

IC Package Design Engineer

Apple Inc

Los Angeles, CA 31 days ago $122,700–$214,300
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL HFSS PowerSI Calibre CAM350 SI/PI) analysis RLGC S-parameter Modeling Unix Linux DFM DRC DDR PCIe

IC Package Design Engineer

Apple Inc

San Francisco, CA 31 days ago $129,300–$225,300
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters DRC DFM Unix Linux DDR PCIe

IC Package Design Engineer

Apple Inc

Austin, TX 31 days ago
IC Package Design Cadence Allegro Mentor Xpedition Python Perl TCL Calibre CAM350 HFSS PowerSI SI/PI) analysis RLGC S-parameters DDR PCIe Unix Linux DRC DFM Tape-out

IC Package Design Engineer

Apple Inc

Austin, TX 7 days ago
IC Package Design Cadence Allegro Mentor Xpedition Calibre CAM350 HFSS PowerSI Python Perl TCL Unix Linux SI/PI RLGC S-parameters DDR PCIe DRC DFM Tape-out
10+ yrs exp