Principal Signal and Power Integrity Engineer

Microsoft

Confirmed live 2 days ago Trusted

Quick summary

Work type
On-site
Location
Salary
$142,800–$274,800 / yr
Posted
101 days ago
Freshness
Confirmed live 2 days ago
Closes
Nov 29, 2026

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $191k
This role $209k
$124k most similar roles pay here $291k

This role pays more than 70% of similar roles. Most pay $166,619–$216,250 — the shaded band above. At the midpoint, this role pays about $209k versus about $191k for comparable roles.

Based on 240 similar postings.

Employer

About Microsoft

Microsoft Corporation is a global technology leader producing software, hardware, and cloud services including Windows, Office 365, Azure cloud platform, Xbox gaming, and Surface devices. Industry: Software & Cloud Computing

Microsoft currently has 598 open roles on FindRole.

Listed pay typically runs $119,800–$234,700 across 586 roles with salary data.

Most-posted roles

View all roles at Microsoft

At a glance

TL;DR · Principal Signal and Power Integrity Engineer

The Principal Signal and Power Integrity Engineer joins the Signal and Power Integrity Team within the Compute Silicon & Manufacturing Engineering organization. This role focuses on delivering high-performance SIPI solutions for compute and AI SoCs and platforms to meet demanding HPC requirements. The engineer will design, model, and simulate power integrity across various components including IP designs, voltage regulators, motherboards, CPU packages, and decoupling capacitors. Key responsibilities involve implementing end-to-end power delivery strategies from silicon to package and system levels, while driving future solutions for chiplet architectures with advanced packaging and silicon nodes. The role requires expertise in DC, AC, and transient simulations to provide noise and impedance profiles. Essential skills include knowledge of foundry silicon, OSAT, and substrate technologies, alongside the ability to collaborate with architects and engineers to solve complex power delivery challenges for data center processors.

What you'll do

  • Implement end-to-end power delivery design strategies from silicon through package to platform and system levels.
  • Deliver signal and power integrity solutions that meet high-performance computing demands across the entire system.
  • Develop future power delivery solutions for chiplet architectures using advanced packaging and silicon nodes.
  • Design, model, and simulate power integrity components including voltage regulators, motherboards, and decoupling capacitors.
  • Perform DC, AC, and transient simulations to provide noise and impedance profiles for the power delivery path.
  • Conduct link and electrical simulations to validate I/O performance from platform to silicon.
  • Drive engineering system design decisions by balancing trade-offs between internal and external stakeholder requirements.
  • Execute architecture solutions across multiple product lines by leveraging cross-functional expertise and industry practices.

What we're looking for

  • A Doctorate in Electrical Engineering, Computer Engineering, or Computer Science with 3+ years of technical engineering experience.
  • A Master's degree in Electrical Engineering, Computer Engineering, or Computer Science with 6+ years of technical engineering experience.
  • A Bachelor's degree in Electrical Engineering, Computer Engineering, or Computer Science with 8+ years of technical engineering experience.
  • Experience in power integrity modeling for high-performance computing (HPC) products and advanced packaging technologies.
  • Knowledge of foundry silicon, OSAT, substrate, and board technologies to drive development across the platform.
  • Expertise in end-to-end system signal and power integrity (SIPI) design and architecture.
  • Ability to pass a Microsoft Cloud Background Check every two years.
  • Must provide proof of citizenship or protected status to access export-controlled information.

More like this

Similar roles

Principal Signal Integrity Simulation Engineer

Microsoft

Redmond, WA 56 days ago $142,800$274,800
Signal Integrity RF Engineering Electromagnetic Simulation Cryo-CMOS Quantum Computing Cadence Ansys HFSS Keysight ADS AWR COMSOL SPICE Python High-Speed Interconnect Advanced Packaging S-parameters AI Tools
8+ yrs exp

Signal and Power Integrity Engineer

Nvidia

Santa Clara, CA +1 178 days ago $116,000$189,750
Signal Integrity Power Integrity ANSYS HFSS ANSYS SIWAVE MATLAB Python JMP Cadence Allegro ADS VNA TDR DSO ParBERT SPICE Electromagnetics Transmission Line Theory Signal Processing
2+ yrs exp

Principal Engineer, Signal and Power Integrity

Qualcomm

San Diego, CA 22 days ago $201,600$302,400
Power Integrity HFSS Q3D Sentinel-PSI Clarity ADS Hspice IBIS IBIS AMI Matlab Python C++ Perl DDR LPDDR Multi-physics Simulation Transmission Line Theory
8+ yrs exp

Senior Signal Integrity/Power Integrity Engineer

Amd

Santa Clara, CA 49 days ago $232,000$348,000
Signal Integrity Power Integrity PCB Design High-Speed Signaling IBIS-AMI SPICE Full-wave EM Analysis PCIe Ethernet DDR Keysight ADS Cadence Sigrity Ansys HFSS MATLAB Python TDR VNA Oscilloscopes Spectrum Analyzer
10+ yrs exp

Senior Signal and Power Integrity Engineer

Nvidia

Santa Clara, CA 135 days ago $136,000$218,500
Signal Integrity Power Integrity PCB Design HFSS Sigrity Hspice Cadence Allegro PCIe LPDDR DDR GDDR MIPI HDMI USB TDR VNA NRZ PAM4 Transmission Line Theory
4+ yrs exp

Senior Signal and Power Integrity Engineer

Nvidia

Santa Clara, CA 25 days ago $136,000$218,500
Signal Integrity PCB Design PCIE LPDDR DDR GDDR MIPI HDMI USB HFSS Sigrity Hspice Cadence Allegro TDR VNA NRZ PAM4 Electromagnetics
4+ yrs exp