PMU Design Verification Engineer: Analog & Mixed Signal Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: Austin, TX
Posted: 2 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $209k

$139k $253k

below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $177,200–$241,750.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3564 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2760 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · PMU Design Verification Engineer: Analog & Mixed Signal Engineer

Role Posting Log in to save

As a PMU Design Verification Engineer: Analog & Mixed Signal Engineer, you will join a creative team focused on full-chip verification of state-of-the-art mixed-signal systems. You will ensure high-quality silicon for IC chips and IPs by managing all pre-silicon verification phases, including reviewing specifications, writing test plans, and running simulations. Your daily work involves developing verification environments with stimuli, checkers, assertions, and coverage trackers to sign off designs before tape-out. You must be proficient in Verilog, SystemVerilog, and Verilog-AMS, while utilizing simulators, waveform viewers, and automation tools. The role requires expertise in power management circuitry, such as switching converters, bandgaps, and clock generators. You will also use scripting languages like Python, TCL, Skill, or PERL to optimize simulations on compute clusters.

Skills

mixed signal verification System-Verilog Verilog Verilog-AMS RTL TCL Python PERL Skill Gate Level Simulation Assertions Waveform Viewers Coverage Collection Simulation Analog Behavioral Models Compute Clusters IC Design Tape-out

What you'll do

Develop detailed test and coverage plans based on IC specifications.
Build and bring up verification environments including stimuli, checkers, assertions, and trackers.
Execute full-cycle verification including regressions, failure debugging, and tape-out preparation.
Develop scalable and portable verification methodologies for specific IPs.
Verify mixed-signal IC designs using a combination of analog circuits and RTL.
Author analog assertion checks to identify and catch design bugs.
Run simulations through compute clusters while optimizing simulation and wall time.
Sign off on mixed-signal designs to ensure production-quality first silicon.

What we're looking for

BS degree in a relevant field.
Minimum of 3 years of relevant industry experience.
Ability to verify analog/mixed-signal designs in a collaborative team environment (preferred).
Proficiency in hardware descriptive languages including Verilog, SystemVerilog, and/or Verilog-AMS (preferred).
Familiarity with authoring analog assertion checks and identifying failure mechanisms in analog IC designs (preferred).
Ability to write test plans, present results, and communicate clearly with multi-functional teams (preferred).
Experience with simulators, waveform viewers, execution automation, coverage collection, and gate level simulations (preferred).
Background in scripting or programming languages such as TCL, Skill, Python, and/or PERL (preferred).

Save