PMU Design Verification Engineer: Analog & Mixed Signal Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
17 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $207k
$140k most similar roles pay here $247k

This listing doesn't post a salary. Most similar roles pay $177,237–$236,662.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · PMU Design Verification Engineer: Analog & Mixed Signal Engineer

As a PMU Design Verification Engineer: Analog & Mixed Signal Engineer, you will join the analog and mixed signal verification team to ensure high-quality silicon for IC chips and IPs. You will work with specialists to perform full-chip verification of state-of-the-art mixed-signal systems. Your daily responsibilities include managing all phases of pre-silicon verification, from initial architectural discussions and specification reviews to writing test plans, building environments, running simulations, triaging issues, and signing off designs for tape-out. You will develop scalable test benches using Verilog, SystemVerilog, or Verilog-AMS while utilizing tools like simulators, waveform viewers, and execution automation. The role requires expertise in power management circuitry, including switching converters, linear converters, and clock generators. You will also utilize scripting languages such as TCL, Skill, Python, or PERL to optimize simulation performance across compute clusters.

What you'll do

  • Develop detailed test and coverage plans based on specific IC requirements.
  • Build verification environments including stimuli, checkers, assertions, trackers, and coverage.
  • Execute full pre-silicon verification cycles from initial architectural discussions to tape-out.
  • Perform mixed-signal simulations combining analog circuits with RTL in a single environment.
  • Debug failures and triage issues identified during the simulation process.
  • Create scalable and portable verification methodologies for various IPs.
  • Sign off on mixed-signal designs to ensure production-quality silicon.
  • Optimize simulation performance and wall time when running tests on compute clusters.

What we're looking for

  • Bachelor of Science degree and at least 3 years of relevant industry experience.
  • Ability to verify analog/mixed-signal designs in a collaborative team environment (preferred).
  • Proficiency in hardware descriptive languages such as Verilog, SystemVerilog, and/or Verilog-AMS (preferred).
  • Familiarity with authoring analog assertion checks to catch bugs (preferred).
  • Capability to identify failure mechanisms and review verification results in analog IC designs (preferred).
  • Ability to write test plans and communicate clearly with multi-functional teams (preferred).
  • Comfort running simulations through compute clusters while optimizing simulation and wall time (preferred).
  • Understanding of power management, switching/linear converters, reference circuitry, bandgaps, data converters, or clock generators (preferred).

More like this

Similar roles

Mixed Signal Verification Engineer

Apple Inc

Austin, TX 3 days ago
SystemVerilog RNM AMS Cadence Mixed Signal Verification RF Circuit Theory Assertions Data Converters PLLs LNA PA Mixers
3+ yrs exp

Mixed-Signal Verification Engineer

Apple Inc

San Diego, CA 143 days ago $175,000–$308,500
System Verilog UVM Mixed-Signal Verification Verilog HDL Python Matlab UPF Virtuoso Composer ADE HED RF Analog Design Verification Methodology
10+ yrs exp

Mixed-Signal Verification Engineer

Apple Inc

San Francisco, CA 143 days ago $184,700–$324,800
System Verilog UVM Mixed-Signal Verification Verilog HDL Python Matlab UPF Virtuoso Composer ADE HED RF Analog Design Automation Verification Methodology
10+ yrs exp

Mixed-Signal Verification Engineer

Apple Inc

San Francisco, CA 143 days ago $129,300–$225,300
System Verilog UVM Verilog Mixed-Signal Verification RF HDL Python Matlab UPF Virtuoso Composer ADE HED
2+ yrs exp

Mixed-Signal Verification Engineer

Apple Inc

San Diego, CA 103 days ago $122,700–$214,300
System Verilog UVM Mixed-Signal Verification RF Verilog Python Matlab UPF Virtuoso Composer ADE HED HDL SOC
2+ yrs exp

Mixed Signal Verification Engineer

Apple Inc

Sunnyvale, CA 3 days ago $129,300–$225,300
SystemVerilog RNM AMS Cadence Mixed Signal Verification Analog Design SoC Circuit Theory Data Converters PLLs LNA PA Mixers
3+ yrs exp