Hardware Design Engineer Technical Lead

Cisco

Confirmed live today High trust
Remote

Quick summary

Work type
Remote
Location
Richfield, OH
Salary
$161,900–$223,700 / yr
Employment
Full-time
Posted
4 days ago
Freshness
Confirmed live today
Closes
Nov 26, 2026

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $188k
This role $193k
$141k $240k
below market most similar roles pay here above market

This role pays more than 55% of similar roles. Most pay $158,825–$218,000 — the blue band above. At the midpoint, this role pays about $193k versus about $188k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 284 open roles on FindRole.

Listed pay typically runs $167,700–$245,200 across 210 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · Hardware Design Engineer Technical Lead

The Hardware Design Engineer Technical Lead joins the Common Hardware Group to support the Purpose Built Switch hardware team. This role involves defining and designing next-generation Hyperscaler Switch hardware based on Silicon One and merchant ASICs. Key responsibilities include system and board level specification, schematic capture, FPGA design, and ASIC/System level bring up and troubleshooting. The engineer will debug issues in labs using scopes and analyzers while acting as a technical liaison with component suppliers. Required skills include experience with power, clock, memory, CPU, and system interfaces, alongside high-speed board design and schematics. The role utilizes Verilog HDL/VHDL, Python, and Tcl scripts. Technical domain context includes Ethernet protocols, DRAM, PCIe, I2C, and SPI interfaces for high-speed 25G to 800G Ethernet connections.

What you'll do

  • Define and design next-generation Hyperscaler Switch hardware based on Silicon One or merchant ASICs.
  • Create system and board-level specifications and perform schematic capture.
  • Execute FPGA design and manage ASIC/System-level bring-up and troubleshooting.
  • Debug hardware issues in labs using scopes and analyzers.
  • Coordinate with ASIC, DFT, Signal Integrity, and Manufacturing teams to resolve design issues.
  • Act as the primary technical liaison with major component suppliers.
  • Work with software teams on system bring-up, porting, and register-level device configuration.

What we're looking for

  • Bachelor's plus 12 years, Master's plus 8 years, or PhD plus 5 years of related experience is required.
  • Prior experience with common hardware technology including power, clock, memory, CPU, and various system interfaces is required.
  • Previous experience with complex high-speed board design and board bring-up is required.
  • Experience with schematics, layout, hardware bring-up, troubleshooting, and system-level testing is required.
  • Experience working with software teams on system bring-up, porting, and register-level device configuration is required.
  • Experience with schematics, PCB, and Verilog HDL/VHDL design (preferred).
  • Experience with scripting in Python, Tcl, etc. (preferred).
  • Experience with high-speed Ethernet interfaces, DRAM, CPU subcomplexes, and interfaces like PCIe, I2C, and SPI (preferred).

More like this

Similar roles

Hardware Design Engineer Technical Lead

Cisco

San Jose, CA +1 29 days ago
FPGA Verilog HDL VHDL Python Tcl ASIC Schematic Capture Ethernet PCIe I2C SPI MDC/MDIO DRAM Signal Integrity Hardware Bring-up DFT
8+ yrs exp

Hardware Engineering Technical Leader

Cisco

San Jose, CA +1 3 days ago $171,600–$245,000
FPGA Verilog HDL VHDL Python Tcl ASIC Schematic Capture Ethernet PCIe I2C SPI MDC/MDIO DRAM Signal Integrity Hardware Bring-up
8+ yrs exp

Hardware Engineering Technical Leader

Cisco

San Jose, CA +1 22 days ago $171,600–$245,000
ASIC FPGA Verilog HDL VHDL Python Tcl PCIe I2C SPI Ethernet Schematic Capture Hardware Bring-up Signal Integrity DFT DRAM CPU Analyzers
8+ yrs exp

Hardware Engineering Technical Leader

Cisco

Milpitas, CA 25 days ago $171,600–$245,000
Hardware Board Design Signal Integrity Power Integrity ASIC High-Speed Digital Design Python Cadence Concept Allegro PCIe DDR SerDes EMI/EMC Thermal Management Schematics Layout Oscilloscopes Logic Analyzers Spectrum Analyzers IEEE Standards Multi-phase Power Conversion
7+ yrs exp

ASIC Design Engineer Technical Lead

Cisco

San Jose, CA 94 days ago $186,900–$267,700
ASIC Design Verilog System Verilog Python Perl TCL Shell Programming RTL Micro-architecture Tape-out post silicon validation Simulation
8+ yrs exp

Hardware Design Engineer

Cisco

Milpitas, CA +1 18 days ago $138,100–$196,500
PCB Layout Schematic Capture Signal Integrity Hardware Debugging Python Perl PCIe MDIO SPI I2C DDR4 DDR5 FPGA CPLD LTspice Allegro Oscilloscope Logic Analyzer Root Cause Analysis
5+ yrs exp Hybrid