Graphics Emulation Test Bench and Infrastructure Architect

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
40 days ago
Freshness
Confirmed live yesterday
Nearby
99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $221k
$153k $287k
below market most similar roles pay here above market

This listing doesn't post a salary. Most similar roles pay $186,637–$254,600.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3544 open roles on FindRole.

Listed pay typically runs $166,600–$277,600 across 2734 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Graphics Emulation Test Bench and Infrastructure Architect

Role Posting Log in to save

JOB TITLE: Graphics Emulation Test Bench and Infrastructure Architect Joining the GPU Design Verification and Validation organization, you will architect emulation and simulation test benches to ensure complex GPU designs meet quality standards. You will build emulation models, create automated verification flows, and develop reusable test bench components for functional verification, power analysis, and performance analysis. Your daily work involves running synthetic and real-world test cases, debugging issues by capturing waveforms and writing triggers, and interfacing emulation hardware with virtual systems and silicon validation. You must possess expertise in SystemVerilog, Verilog, C/C++, Perl, Ruby, and Python, alongside experience with PCIe and AXI bus protocols. This role solves pre-silicon validation challenges for GPU microarchitectures, focusing on the 3D graphics pipeline and OGL/OCL programming to enable seamless execution of demanding graphics workloads.

Skills

SystemVerilog Verilog RTL Python C++ Perl Ruby PCIe AXI DPI Emulation Simulation Hardware Acceleration 3D Graphics Pipeline Automated Verification Flows

What you'll do

  • Architect emulation and simulation test benches for functional, performance, and power analysis teams.
  • Build simulation and emulation models and resolve associated build issues.
  • Run synthetic and real-world tests on emulation platforms while capturing waveforms and writing triggers.
  • Create automated verification flows specifically for graphics verification.
  • Develop and implement support plans in coordination with pre-silicon validation teams.
  • Explore and develop new technologies for simulation, emulation, and hardware acceleration.
  • Resolve simulation and emulation hardware/software issues in coordination with vendor field services.
  • Design and develop high-quality reusable test bench components and environments.

What we're looking for

  • Bachelor of Science degree and 10 years of relevant experience.
  • Experience with complex bus protocols such as PCIe and AXI.
  • Experience in profiling and optimizing test bench components.
  • Experience with CPU and/or GPU architecture and microarchitecture.
  • Experience with DPI/transactors.
  • Experience writing behavioral and synthesizable RTL in SystemVerilog/Verilog.
  • Experience programming in C/C++, Perl, Ruby, or Python.
  • Demonstrated technical leadership in test benches, emulation, and/or simulation (preferred).

Related searches

More Graphics Emulation Test Bench and Infrastructure Architect jobs Graphics Emulation Test Bench and Infrastructure Architect jobs in Austin All jobs at Apple Inc

More like this

Similar roles

Graphics Emulation Engineer

Apple Inc

Austin, TX 40 days ago
GPU Architecture Pre-silicon Validation C/C++ Python Perl Ruby Synthesizable Code DPI Transactors 3D Graphics Pipeline Hardware Acceleration Simulation
3+ yrs exp
Save

Emulation Verification Engineer

Apple Inc

San Diego, CA 73 days ago $175,000–$308,500
SystemVerilog Verilog UVM Palladium Veloce Zebu Python Perl TCL C/C++ DPI FPGA Xilinx Altera UPF Regression Management RTL to Emulation Mixed Signal Models
10+ yrs exp
Save

Emulation Front-End Infrastructure Engineer

Nvidia

Santa Clara, CA 78 days ago $136,000–$218,500
Verilog SystemVerilog Python Perl Tcl Shell Scripting Synopsys Design Compiler ZeBu Compiler Cadence HDL-ICE RTL Elaboration LSF Slurm Perforce Git Makefile Hardware Emulation EDA Tools
5+ yrs exp
Save

Principal Engineer, Hardware Emulation

Samsung Semiconductor

San Jose, CA 8 days ago $219,000–$351,000
Palladium Zebu Python Perl SystemVerilog Verilog Verdi SimVision Makefile Mixed-Signal SoC Emulation Waveform Debug RTL Design
10+ yrs exp
Save

Senior Emulation Performance Methodology & Debug Engineer

Qualcomm

San Diego, CA 11 days ago $121,800–$182,600
Verilog SystemVerilog Python TCL C FPGA Veloce Palladium JTAG ASIC Design Emulation Synthesis Place and Route Timing Closure SoC Architecture Kernel Debuggers Bus Protocols DDR NoC
4+ yrs exp
Save

GPU Validation and Emulation Engineer, Senior

Qualcomm

San Diego, CA 40 days ago $141,300–$211,900
Verilog System Verilog UVM FPGA Palladium Zebu Veloce C C++ Python Tcl Perl RTL Simulation Design Verification Synthesis Place and Route Timing Analysis Post-Silicon Debug
2+ yrs exp
Save