Graphics & AI Processor Design Engineer

Amd

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$144,800–$217,200 / yr
Posted
2 days ago
Freshness
Confirmed live yesterday
Closes
Sep 16, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $208k
This role $181k
$132k most similar roles pay here $267k

This role pays less than 72% of similar roles. Most pay $177,250–$238,875 — the shaded band above. At the midpoint, this role pays about $181k versus about $208k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 388 open roles on FindRole.

Listed pay typically runs $164,040–$246,060 across 388 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Graphics & AI Processor Design Engineer

Role Posting Log in to save

As a Graphics & AI Processor Design Engineer, you will join the team to work alongside GPU architects in designing next-generation graphics and AI technology. Your primary responsibilities involve designing the command processor, which serves as the front-end of the GPU pipeline for both GPU and AI engines. You will collaborate with architects to implement high-performance logic that meets specific power and timing requirements while coordinating with verification engineers to improve code and functional coverage. Additionally, you will perform design rule checks like LINT and CDC for tape-out sign-off and assist the post-silicon team in debugging issues. The role requires expertise in computer organization and architecture, experience with EDA tools such as VCS, Cadence, or Mentor Graphics, and a deep understanding of ASIC design to solve complex hardware challenges.

Skills

GPU ASIC Design Digital Design EDA Tools VCS Cadence Mentor Graphics LINT CDC Tape-out Functional Verification

What you'll do

  • Design the command processor front-end for next-generation GPU and AI engines.
  • Implement high-performance logic that meets specific power and timing requirements.
  • Collaborate with architects to integrate advanced graphics and AI technologies.
  • Coordinate with verification engineers to improve code quality and functional coverage.
  • Perform design rule checks including LINT and CDC for tape-out sign-off.
  • Assist the post-silicon team in debugging hardware issues as needed.

What we're looking for

  • Bachelor's or Master's degree in computer engineering or Electrical Engineering.
  • Multiple years of related ASIC design experience.
  • Experience with project level design concepts (preferred).
  • Familiarity with EDA tools and functional verification tools such as VCS, Cadence, or Mentor Graphics (preferred).
  • Good understanding of computer organization and architecture (preferred).
  • Knowledge of graphics and AI (preferred).
  • Prior experience in a design lead role (preferred).

Related searches

More Graphics & AI Processor Design Engineer jobs Graphics & AI Processor Design Engineer jobs in Austin All jobs at Amd

More like this

Similar roles

GPU Design Engineer

Qualcomm

Austin, TX 2 days ago $203,700–$305,500
RTL Design Design Verification SystemVerilog Verilog ASIC GPU CPU Micro-architecture constrained‑random coverage‑driven verification PPA SoC tape‑out readiness
10+ yrs exp
Save

GPU Design Integration Engineer

Qualcomm

San Diego, CA 2 days ago $203,700–$305,500
ASIC RTL Design SystemVerilog Synthesis Logic Design Micro-architecture AMBA AXI AHB APB Python Low Power Design CDC Lint
6+ yrs exp
Save

GPU Design Implementation Engineer

Qualcomm

San Diego, CA 2 days ago $203,700–$305,500
RTL ASIC Design Synthesis Physical Design Synopsys Conformal LEC Synopsys Formality Synopsys PrimeTime Tcl Perl Python VLSI CMOS PPA Tape-out FINFET GAA
6+ yrs exp
Save

GPU Physical Design Engineer

Apple Inc

Santa Clara, CA 151 days ago $184,700–$324,800
Physical Design PPA Optimization RTL Synthesis DFT Floorplanning Place and Route TCL Perl Python ASIC Multi-voltage Design for Yield Thermal Management Tapeout
10+ yrs exp
Save

GPU Physical Design Engineer

Apple Inc

Austin, TX 151 days ago
Physical Design ASIC RTL PPA Optimization Floorplanning Place and Route DFT Synthesis TCL Python Perl Multi-voltage Tapeout Design for Yield Thermal Management
10+ yrs exp
Save