Graphics & AI Processor Design Engineer

Amd

Confirmed live yesterday High trust

Hybrid

Quick summary

Work type: Hybrid
Location: Austin, TX
Salary: $178,400–$267,600 / yr
Posted: 9 days ago
Freshness: Confirmed live yesterday
Closes: Sep 2, 2027
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $201k

This role $223k

$138k most similar roles pay here $281k

This role pays more than 72% of similar roles. Most pay $174,675–$228,125 — the shaded band above. At the midpoint, this role pays about $223k versus about $201k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 367 open roles on FindRole.

Listed pay typically runs $166,400–$249,600 across 367 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Graphics & AI Processor Design Engineer

Role Posting Log in to save

As a Graphics & AI Processor Design Engineer, you will collaborate with GPU architects to design next-generation graphics and AI technology. Your primary responsibilities involve designing the command processor, which serves as the front-end of the GPU pipeline for both GPU and AI engines. You will work to implement logic that achieves high performance and lower power while meeting specific timing requirements. Additionally, you will coordinate with verification engineers to improve code and functional coverage, conduct design rule checks like LINT and CDC for tape-out sign-off, and assist the post-silicon team in debugging silicon issues. The role requires expertise in computer organization and architecture, familiarity with EDA tools such as VCS, Cadence, or Mentor Graphics, and experience in ASIC design to solve complex hardware challenges within the graphics and AI processor domain.

Skills

GPU ASIC Design EDA Tools VCS Cadence Mentor Graphics LINT CDC Tape-out Digital Design

What you'll do

Design the command processor for next-generation GPU and AI engine front-ends.
Implement high-performance, low-power logic that meets specific timing requirements.
Collaborate with architects to integrate advanced graphics and AI technologies.
Coordinate with verification engineers to improve code quality and functional coverage.
Perform design rule checks including LINT and CDC for tape-out sign-off.
Debug silicon issues in coordination with the post-silicon team.

What we're looking for

Bachelor's or Master's degree in Computer Engineering or Electrical Engineering.
Multiple years of related ASIC design experience.
Experience with project-level design concepts.
Familiarity with EDA tools and functional verification tools such as VCS, Cadence, or Mentor Graphics.
Strong understanding of computer organization and architecture.
Knowledge of graphics and AI technology is preferred.
Prior experience in a design lead role is advantageous.
Excellent communication, analytical, and problem-solving skills.

Similar roles

GPU Design Engineer

Qualcomm

Austin, TX 130 days ago $195,200–$292,800

RTL Design Design Verification SystemVerilog Verilog ASIC GPU CPU Micro-architecture constrained‑random coverage‑driven verification PPA SoC tape‑out readiness

10+ yrs exp

Save

GPU Design Integration Engineer

Qualcomm

San Diego, CA 10 days ago $195,200–$292,800

ASIC RTL Design SystemVerilog Synthesis Logic Design Micro-architecture AMBA AXI AHB APB Python Low Power Design CDC Lint

6+ yrs exp

Save

GPU Design Implementation Engineer

Qualcomm

San Diego, CA 22 days ago $195,200–$292,800

RTL ASIC Design Synthesis Physical Design Synopsys Conformal LEC Synopsys Formality Synopsys PrimeTime Tcl Perl Python VLSI CMOS PPA Tape-out FINFET GAA

6+ yrs exp

Save

GPU Physical Design Engineer

Apple Inc

Santa Clara, CA 144 days ago $184,700–$324,800

Physical Design PPA Optimization RTL Synthesis DFT Floorplanning Place and Route TCL Perl Python ASIC Multi-voltage Design for Yield Thermal Management Tapeout

10+ yrs exp

Save

GPU Physical Design Engineer

Apple Inc

Austin, TX 144 days ago

Physical Design ASIC RTL PPA Optimization Floorplanning Place and Route DFT Synthesis TCL Python Perl Multi-voltage Tapeout Design for Yield Thermal Management

10+ yrs exp

Save

GPU Physical Design Engineer

Apple Inc

Austin, TX 144 days ago

Physical Design RTL Synthesis DFT Floorplanning Place and Route TCL Python Perl Shell Scripting VLSI CMOS EDA Tools Power Distribution Multi-voltage

Save