GPU Top RTL Designer

Apple Inc

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Austin, TX
Posted
17 days ago
Freshness
Confirmed live today

Market check

Salary context

How this pay compares to similar roles

Similar $216k
$150k most similar roles pay here $280k

This listing doesn't post a salary. Most similar roles pay $182,000–$250,000.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · GPU Top RTL Designer

As a GPU Top RTL Designer within the Silicon Technologies group, you will join the mobile GPU design team to develop high-performance, power-efficient system-on-chip logic. You will be responsible for delivering high-quality design collateral, including RTL, to Physical Design teams while collaborating with Platform Architecture, Software, and Design Verification teams. Your daily work involves integrating IP from various teams to enable security, debug, and power management solutions. You will optimize RTL and constraints to close timing, power, area, and lint requirements while driving functional goals. The role requires proficiency in Verilog or SystemVerilog, logic simulation, and debugging. Preferred skills include experience in graphics hardware design, power management for large designs like GPUs or CPUs, and the ability to write scripting languages. You will solve complex technical challenges regarding SoC interface logic and power management.

What you'll do

  • Design and deliver high-quality RTL for GPU power management and SoC interface logic.
  • Assess and integrate applicable IP from various internal teams into the design.
  • Optimize RTL and constraints to close timing, power, area, and lint requirements.
  • Drive performance, power, area, and functional goals for next-generation processors.
  • Provide accurate project schedules to management and partner IP teams.
  • Develop technical specifications for GPU components and system-on-chip integrations.

What we're looking for

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or Electrical and Computer Engineering.
  • Experience writing RTL in Verilog and/or SystemVerilog.
  • Experience with logic simulation and debug.
  • Experience in areas such as logic optimization, synthesis, timing analysis, floor-planning, power intent descriptions, and clock domain crossings.
  • Ability to write one or more scripting languages (preferred).
  • Experience in Graphics hardware design (preferred).
  • Experience in power management for large designs like CPUs, GPUs, or SoCs (preferred).

More like this

Similar roles

GPU Top RTL Designer

Apple Inc

Austin, TX 17 days ago
RTL Verilog System Verilog SoC GPU Timing Analysis Floor-planning Power Management Scripting Languages Simulation Debug Physical Design

GPU Top RTL Designer

Apple Inc

Austin, TX 17 days ago
RTL Verilog System Verilog SoC GPU Timing Analysis Floor-planning UPF CDC RDC Power Management Scripting Languages Simulation Debug Lint
3+ yrs exp

GPU Top RTL Designer

Apple Inc

Austin, TX 17 days ago
RTL Verilog System Verilog SoC GPU Timing Analysis Floor-planning Power Intent UPF CDC RDC Scripting Languages Simulation Debug Power Management
10+ yrs exp

GPU RTL Design Engineer

Apple Inc

San Diego, CA 17 days ago $142,300–$263,300
System Verilog HDL SIMD Logic Design Timing Analysis Synthesis Floor Planning PnR Flow Python Ruby Perl Hardware Performance Analysis
5+ yrs exp

GPU RTL Design Engineer

Apple Inc

Orlando, FL 51 days ago
Verilog SystemVerilog HDL RTL Design Micro-architecture Python Perl Ruby Computer Architecture GPU Architecture Cache Design On-chip Interconnect Data Compression Shader Processor Logic Design