Formal Verification Engineer

Apple Inc

Quick summary

Work type
On-site
Location
Austin, TX
Posted
55 days ago

Market check

Salary context

How this pay compares to similar roles

Similar $167k
$121k most similar roles pay here $211k

This listing doesn't post a salary. Most similar roles pay $137,979–$196,937.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1723 open roles on FindRole.

Listed pay typically runs $162,500–$272,100 across 1398 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Formal Verification Engineer

Join the world-class Formal Verification team as a mid-level Silicon Validation Engineer, where you will play a crucial role in the System-on-a-chip (SoC) design verification process. Your daily responsibilities include collaborating closely with designers to develop and implement comprehensive validation strategies using advanced formal verification techniques. You will work on cutting-edge projects that demand expertise in scripting languages such as Python or Perl for automation tasks, alongside proficiency in hardware description languages like Verilog or SystemVerilog. This role requires a deep understanding of SoC architecture and the ability to tackle complex validation challenges at scale within a fast-paced environment.

What you'll do

  • Conduct formal verification on System-on-a-chip (SoC) designs.
  • Develop and maintain testbenches for SoC design verification.
  • Collaborate with design teams to ensure comprehensive coverage of verification tasks.
  • Analyze and debug complex hardware issues using advanced verification techniques.
  • Optimize verification processes to improve efficiency and quality.

What we're looking for

  • Bachelor’s degree and at least 3 years of experience in silicon validation software engineering.
  • Strong background in formal verification for System-on-a-chip (SoC) design.
  • Experience collaborating with cross-functional teams on SoC design verification.
  • Proficiency in relevant tools and methodologies for silicon validation.
  • Collaborative mindset and ability to work effectively within a team.

More like this

Similar roles

Formal Verification Engineer

Apple Inc

Beaverton, OR 55 days ago
System-on-a-chip Formal Verification Silicon Validation Software Engineering CI/CD Git Linux Python C++ Verilog VHDL UVM Perl Makefile SVUnit Jenkins

Formal Verification Engineer

Apple Inc

Beaverton, OR 61 days ago
Formal Verification System-on-a-chip (SoC) Python CI/CD Git Linux C++ Verilog UVM Perl Shell_scripting Docker Jenkins

Formal Verification Engineer

Apple Inc

Cupertino, CA 61 days ago $181,100$318,400
Formal Verification System-on-a-chip SoC design verification Python C++ Perl Shell scripting Unix/Linux CI/CD Git Jenkins Docker Kubernetes AWS Google Cloud Platform Azure PostgreSQL MySQL MongoDB JSON YAML

Formal Verification Engineer

Apple Inc

Austin, TX 61 days ago
VLSI digital logic design formal methods SoC CPU GPU Cellular designs Temporal logic assertion-based languages SVA PSL EDA formal tools scripting language debugging skills CI/CD

Formal Verification Engineer

Apple Inc

Cupertino, CA 55 days ago $147,400$272,100
VLSI digital logic design formal methods SoC CPU GPU Cellular designs Temporal logic assertion-based languages SVA PSL EDA formal tools scripting language debugging skills CI/CD

Design Verification Engineer

Apple Inc

Beaverton, OR 50 days ago
SystemVerilog UVM Python Perl TCL LLMs OOP PCIe USB DDR UPF Formal Verification Emulation Technologies