Formal Verification Engineer

Apple Inc

Confirmed live yesterday Low trust

Quick summary

Work type: On-site
Location: Beaverton, OR
Posted: 154 days ago
Freshness: Confirmed live yesterday
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $187k

$126k most similar roles pay here $230k

This listing doesn't post a salary. Most similar roles pay $159,937–$214,000.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 1984 open roles on FindRole.

Listed pay typically runs $175,000–$277,600 across 1590 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Formal Verification Engineer

Role Posting Log in to save

As a Formal Verification Engineer within the Silicon Technologies group, you will perform complete formal verification for various design blocks and IPs including CPU, Cellular, Connectivity, Audio, Image Processing, Neural Networks, Memory/DMA Controllers, Security IP, Interconnects, and Power management subsystems. You will collaborate with design engineers to develop micro-architecture specifications, create comprehensive test plans involving unique security requirements, and prove properties of the design to identify bugs. Your daily work involves crafting creative solutions for modeling security attacks, building reusable formal models, and architecting correct-by-construction methodologies. Required skills include experience with VLSI, digital logic design, and formal methods. You will utilize temporal logic assertion-based languages like SVA or PSL, employ EDA formal tools, and use scripting languages to solve complex hardware problems related to SoC designs, instruction-set architectures, memory consistency, and cache coherence principles.

Skills

Formal Verification SVA PSL VLSI Digital Logic Design SoC CPU GPU Memory Consistency Cache Coherence System-on-a-Chip Hardware Specification Micro-architecture instruction-set architecture

What you'll do

Develop formal micro-architecture specifications with Security Enclave design engineers.
Create comprehensive formal verification test plans including unique security requirement verifications.
Prove design properties and identify bugs to improve micro-architecture with design teams.
Model security attacks and prove the robustness of complex design micro-architectures.
Develop and implement reusable, optimized formal models and verification codebases.
Architect correct-by-construction design methodologies to improve verification efficiency and productivity.

What we're looking for

A minimum of a BS degree is required.
Minimum of 10 years of relevant industry experience in silicon validation software engineering or a related field.
Experience with VLSI and digital logic design and verification techniques or formal methods.
Knowledge of Formal Method or Formal Verification technologies.
Proficiency in temporal logic assertion-based languages such as SVA or PSL.
Experience using EDA formal tools and tool development experience.
Proficiency in any scripting language with excellent debugging skills.
Exposure to CPU instruction-set architectures, memory consistency, or cache coherence principles.

Save