FE Engineer

Apple Inc

Confirmed live today High trust

Quick summary

Work type: On-site
Location: Austin, TX
Posted: 31 days ago
Freshness: Confirmed live today
Nearby: 99+ roles within 25 mi

Market check

Salary context

How this pay compares to similar roles

Similar $177k

$126k most similar roles pay here $229k

This listing doesn't post a salary. Most similar roles pay $139,875–$214,000.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · FE Engineer

Role Posting Log in to save

As an FE Engineer, you will join the team to develop and maintain an internally created tool designed to generate GPU efficiency data. Your daily responsibilities involve collaborating with Technology, Power, Static timing, Silicon, architecture, and implementation teams to determine frequency-voltage curves for various workloads and improve projections based on silicon data. You will analyze performance, capacitance, and leakage data to ensure values meet expectations while identifying abnormalities for debugging. Additionally, you will implement feature additions by updating equations and silicon technology parameters within the model. To succeed in this role, you must utilize Python, GIT, and advanced statistics and mathematical functions to distill information from large datasets. You will apply your knowledge of computer architecture, VLSI design, circuits analysis, and PTPX for power analysis to drive critical design decisions for Apple GPU hardware.

Skills

Python PTPX Git VLSI Design Power Modeling PPA Analysis Computer Architecture GPU Statistics Frequency-Voltage Curves

What you'll do

Develop and maintain internal tools that generate GPU efficiency data.
Determine frequency-voltage curves for workloads with Technology, Power, and Static timing teams.
Improve performance projections by integrating actual silicon data from the Silicon team.
Analyze GPU performance and power data to identify abnormalities and ensure they meet expectations.
Run experiments with architects and implementation teams to drive design decisions for Apple GPUs.
Update tool equations and silicon technology parameters to improve model accuracy.
Analyze projections against actual silicon data to identify potential modeling improvements.

What we're looking for

Master's Degree or foreign equivalent in Electrical Engineering, Electronics Engineering, or a related field.
Experience using computer architecture to scale performance for GPU/Memory configurations and debug performance limiters.
Experience in Power Analysis and frequency sweeps using PTPX to perform PPA Analysis.
Proficiency in Python programming and GIT skills for developing, enhancing, and maintaining tools.
Ability to use Statistics and Mathematical functions to project and analyze large datasets.
Knowledge of VLSI Design and Circuits to implement power modeling with a Python-based tool.
Experience using electrical Circuits Analysis to work on frequency-voltage curves for performance and power trade-off projections.

Similar roles

FE Engineer

Apple Inc

Austin, TX 31 days ago

Python Perl TCL Innovus ICC Tempus Primetime Synopsys Cadence Mentor RTL PPA Low Power Design Data Analysis Visualization Semiconductor Design Physical Design Timing Closure

3+ yrs exp

Save

FE Engineer

Apple Inc

Austin, TX 2 days ago

Verilog RTL Design Cache Coherency Protocols Verdi Micro-architecture Gate-level Design LEC LEQ Clock Gating Power Gating Bus Gating Simulation Testbench Development

Save

Front End Engineer

Apple Inc

Cupertino, CA 2 days ago $174,149–$225,300

Python Pandas Matplotlib Seaborn scikit-learn Tableau Splunk VLSI Digital Logic System Software Memory-mapped I/O

Save

FE Engineer

Apple Inc

Austin, TX 16 days ago

System Verilog Verilog RTL Synthesis Timing Closure Cadence Synopsys DFT Low Power Design Clock Gating Power Gating DVFS Netlist Generation SOC CAD Tools

Save

FE Engineer

Apple Inc

Austin, TX 2 days ago

Verilog System Verilog RTL SoC AHB AXI ARM RISCV Python C++ Perl Perforce GitHub STA Netlist

2+ yrs exp

Save

FE Engineer

Apple Inc

Cupertino, CA 2 days ago $150,400–$225,300

System Verilog Verilog RTL Python Perl TCL Cadence Synopsys Computer Architecture Digital Logic Design Assertion Methodology Power Closure Synthesis Physical Verification Signal Integrity Cache Coherence

Save