Front End Engineer

Apple Inc

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Cupertino, CA
Salary
$174,149–$225,300 / yr
Posted
2 days ago
Freshness
Confirmed live yesterday

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $177k
This role $200k
$125k most similar roles pay here $236k

This role pays more than 69% of similar roles. Most pay $139,875–$214,000 — the shaded band above. At the midpoint, this role pays about $200k versus about $177k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 3587 open roles on FindRole.

Listed pay typically runs $165,800–$277,600 across 2768 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Front End Engineer

FE Engineer will join the hardware team to focus on tuning SoC memory performance state controllers and proposing improved control and observability mechanisms for unreleased silicon products. The role involves driving accurate performance and power projections of complex workloads on a full-system simulator while conducting architecture studies to maximize energy efficiency. Day-to-day responsibilities include developing automated flows in Python for workload capture, performing large-scale postprocessing and visualization of trace data using Pandas, Matplotlib, Seaborn, and scikit-learn. The position requires building robust testing flows for continuous integration and writing internal drivers for new hardware components. Key technical skills include proficiency with Tableau and Splunk, as well as a deep understanding of VLSI, digital logic, memory-mapped I/O, and interrupts to solve critical system-level challenges across the hardware and software stack.

What you'll do

  • Tune SoC memory performance state controllers and propose improved control and observability mechanisms.
  • Project accurate performance and power metrics for complex workloads using a full-system simulator.
  • Conduct architecture studies to maximize the performance and energy efficiency of future Apple SoCs.
  • Develop Python-based automated flows for workload capture, data postprocessing, and visualization.
  • Design and present experiments to collect performance data on current silicon and forecast behavior on future hardware.
  • Build and maintain automated testing flows for continuous integration and regression testing of software behaviors.
  • Write internal drivers for new hardware components and improve SoC-level tracing and debug tools.
  • Document and communicate findings from device captures and simulations to support data-driven decision-making.

What we're looking for

  • Bachelor's degree or foreign equivalent in Computer Engineering or a related field.
  • Experience developing automated Python flows for workload capture, postprocessing, and analysis of hardware/software trace data.
  • Proficiency with Python packages including Pandas, Matplotlib, Seaborn, and scikit-learn for data analysis and visualization.
  • Ability to make prototyping or production-worthy changes to large software projects.
  • Experience designing and presenting results from experiments regarding performance and power data on current and future silicon.
  • Experience building and evangelizing automated testing flows for continuous integration and regression testing.
  • Proficiency using data analytics tools such as Tableau and Splunk.
  • Ability to write internal drivers and improve SoC-level tracing/debug tools using knowledge of VLSI, digital logic, and system software concepts.

More like this

Similar roles

FE Engineer

Apple Inc

Cupertino, CA 2 days ago $174,149–$225,300
System Verilog Verilog RTL Python Perl TCL CDC RDC UPF CPF Synopsys Cadence LEC LEQ SoC DVFS Synthesis

FE Engineer

Apple Inc

Cupertino, CA 2 days ago $174,149–$225,300
System Verilog VHDL Verilog RTL TCL Python Perl Linux Unix Synopsys Design Compiler Cadence Genus DFT CDC Lint Logic Synthesis Timing Analysis PPA Optimization Netlist Generation

FE Engineer

Apple Inc

Cupertino, CA 2 days ago $150,400–$225,300
System Verilog Verilog RTL Python Perl TCL Cadence Synopsys Computer Architecture Digital Logic Design Assertion Methodology Power Closure Synthesis Physical Verification Signal Integrity Cache Coherence

FE Engineer

Apple Inc

Cupertino, CA 16 days ago $150,400–$225,300
System Verilog Verilog RTL Design SoC CDC AMBA AHB STA Lint Tools Simulation Tools Analog IP Front-end Synthesis
2+ yrs exp

FE Engineer

Apple Inc

Austin, TX 31 days ago
Python PTPX Git VLSI Design Power Modeling PPA Analysis Computer Architecture GPU Statistics Frequency-Voltage Curves

FE Engineer

Apple Inc

Austin, TX 31 days ago
Python Perl TCL Innovus ICC Tempus Primetime Synopsys Cadence Mentor RTL PPA Low Power Design Data Analysis Visualization Semiconductor Design Physical Design Timing Closure
3+ yrs exp