Emulation Engineer, Technical Leader

Cisco

Confirmed live yesterday High trust

Quick summary

Work type: On-site
Location: San Jose, CA
Salary: $186,900–$267,700 / yr
Posted: 38 days ago
Freshness: Confirmed live yesterday
Closes: Sep 30, 2026
Nearby: 99+ roles within 25 mi

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $204k

This role $227k

$153k most similar roles pay here $280k

This role pays more than 73% of similar roles. Most pay $177,250–$230,625 — the shaded band above. At the midpoint, this role pays about $227k versus about $204k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 196 open roles on FindRole.

Listed pay typically runs $167,700–$245,200 across 196 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · Emulation Engineer, Technical Leader

Role Posting Log in to save

As an Emulation Engineer, Technical Leader within the Common Hardware Group, you will join a team focused on developing innovative hardware platforms for switching, routing, and wireless products. You will be responsible for building emulation environments to evaluate the performance and functionality of multi-terabit systems. Your daily work involves developing infrastructure using C/C++ and TCL, collaborating with design, verification, and post-silicon teams, and creating tests to generate complex traffic and performance scenarios during the pre-silicon phase. You will utilize tools like gdb and waveform debuggers while working with platforms such as Palladium, Veloce, or Zebu. The role requires expertise in RTL development for emulation prototypes, along with knowledge of System Verilog, UVM, and protocols including PCIe, I2C, and Ethernet. This position addresses the challenge of integrating Nexus systems and ACI with software to build multi-tenant clouds.

Skills

C/C++ TCL Python Perl System Verilog UVM OpenStack Docker Open vSwitch RTL gdb PCIe I2C Ethernet Palladium Veloce Zebu Pre-Silicon Emulation

What you'll do

Develop emulation environments to evaluate performance and functionality of multi-terabit systems.
Build emulation infrastructure using C/C++ and TCL.
Assist with test plan design, implementation, and debugging during the pre-silicon emulation process.
Create tests to generate complex traffic and performance scenarios to identify potential post-silicon issues.
Collaborate with design, DV, power, and post-silicon diagnostic teams to resolve technical challenges.
Work with leading emulation vendors to troubleshoot and solve hardware issues.

What we're looking for

Bachelor's or Master's degree in Electrical Engineering (EE) or Computer Engineering (CE).
8+ years of relevant experience.
Experience with emulation on platforms such as Palladium, Veloce, or Zebu.
Experience with RTL development for Emulation prototypes.
Proficiency in C/C++ and TCL infrastructure development.
Experience with system debug tools like gdb and waveform debuggers.
Preferred experience with scripting programs such as Python or Perl.
Preferred experience with UVM, System Verilog, and protocols like PCIe, I2C, and Ethernet.

Similar roles

Emulation Engineer

Cisco

San Jose, CA 16 days ago $155,000–$222,600

C/C++ TCL Python Perl System Verilog UVM RTL OpenStack Docker Open vSwitch gdb PCIe I2C Ethernet Palladium Veloce Zebu

5+ yrs exp

Save

ASIC Design Verification Engineer, Technical Leader

Cisco

San Jose, CA 38 days ago $186,900–$267,700

System Verilog UVM ASIC SoC Python Perl PCIe CXL Ethernet AHB AXI DDR Formal Verification Veloce HAPS Simulation Emulation

8+ yrs exp

Save

Senior Emulation Engineer

Samsung Semiconductor

San Jose, CA 23 days ago $138,000–$206,000

FPGA Cadence Palladium Synopsys ZeBu Siemens Veloce Synopsys HAPS Cadence Protium Verilog SystemVerilog Python Tcl Perl SCE-MI PCIe DDR HBM AXI CHI Ethernet AI/ML Pre-silicon Verification

5+ yrs exp

Save

CPU Emulation Engineer

Qualcomm

Santa Clara, CA 58 days ago $167,100–$250,700

Palladium Zebu Veloce FPGAs SystemVerilog C C++ Python Perl RISCV Verilog Linux Firmware CPU Architecture Emulation Verification Methodology

4+ yrs exp

Save

Senior Systems Prototyping and Emulation Engineer

Nvidia

Santa Clara, CA 115 days ago $168,000–$264,500

FPGA Hardware Emulation RTL Verilog SystemVerilog Synopsys ZeBu Siemens Veloce Xilinx Vivado Synopsys ProtoCompiler Synplify Premier C C++ Python Tcl Perl Shell PCIe CXL NVLINK DDR5 LPDDR5 SystemC VCS Verdi GDB DPI PLI

8+ yrs exp

Save

Senior ASIC Emulation Engineer, HW & SW

Amazon Inc

Austin, TX +1 13 days ago $183,000–$247,600

ASIC Emulation Cadence Palladium Mentor Veloce Verilog SystemVerilog VHDL C++ Python Tcl Perl AMBA AXI4 Bare Metal Embedded Firmware UVM CI/CD

10+ yrs exp

Save