Director, Advanced Packaging (Panel-Scale Technologies)

Amd

Confirmed live today High trust

Quick summary

Work type
On-site
Location
Austin, TX
Salary
$186,000–$279,000 / yr
Posted
1 day ago
Freshness
Confirmed live today
Closes
Oct 28, 2027

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $254k
This role $232k
$172k $314k
below market most similar roles pay here above market

This role pays less than 65% of similar roles. Most pay $221,810–$286,325 — the blue band above. At the midpoint, this role pays about $232k versus about $254k for comparable roles.

Based on 240 similar postings.

Employer

About Amd

AMD (Advanced Micro Devices) is a semiconductor company that develops high-performance processors, graphics cards, and adaptive computing solutions for gaming, data centers, and embedded markets. Industry: Semiconductors

Amd currently has 500 open roles on FindRole.

Listed pay typically runs $172,000–$258,000 across 500 roles with salary data.

Most-posted roles

View all roles at Amd

At a glance

TL;DR · Director, Advanced Packaging (Panel-Scale Technologies)

Director – Advanced Packaging (Panel-Scale Technologies) leads the panel-scale packaging technology for next-generation data center and AI accelerator products. This role involves setting the technology direction and managing external partners, including foundries, OSATs, substrate, materials, and equipment vendors. The position holder defines materials, processes, design rules, and Design for Manufacturing and Design for Yield guidelines. Key responsibilities include leading development for panel-level fan-out, large-format RDL, interposers, and die bonding from concept through high-volume manufacturing. The role requires expertise in 2.5D and 3D packaging, wafer-level assembly, and thermocompression bonding. Candidates must address thermo-mechanical, power delivery, and signal integrity challenges while managing cross-functional teams to resolve issues like warpage and dimensional stability for large-format substrates and high-power data center packages.

What you'll do

  • Define the panel-scale packaging technology roadmap for data center and AI products.
  • Lead partner technology development from concept through full qualification for panel-level fan-out and die bonding.
  • Set technical requirements for materials selection and process definitions to meet performance and cost targets.
  • Establish design rules and DFM/DFY guidelines with partners using jointly defined test vehicles.
  • Drive partner equipment and infrastructure readiness for panel-format manufacturing.
  • Resolve large-panel manufacturing challenges including warpage, dimensional stability, and large-area uniformity.
  • Monitor partner data to establish yield and reliability targets and drive joint improvement plans.
  • Provide executive-level updates on partner progress, risks, and technical decisions to AMD leadership.

What we're looking for

  • BS/MS/PhD in Materials Science, Mechanical Engineering, Electrical Engineering, Chemical Engineering, Applied Physics, Applied Mathematics, or equivalent.
  • Proven track record of driving semiconductor technology development through external partners, ideally in advanced packaging for data center products.
  • Experience leading technology development through foundries, OSATs, substrate suppliers, materials suppliers, and equipment vendors (preferred).
  • Deep knowledge of 2.5D and 3D packaging, with experience in panel-level packaging or large-format substrates (preferred).
  • Experience in wafer-level assembly processes such as fan-out, RDL fabrication, bumping, chip-on-wafer assembly, molding, temporary bonding/debonding, and wafer thinning (preferred).
  • Experience with die bonding technologies, including mass reflow, thermocompression bonding (TCB), and hybrid bonding (preferred).
  • Familiarity with emerging panel technologies such as glass-core substrates and panel-level RDL and interposers (preferred).
  • Breadth of experience addressing thermo-mechanical, power delivery, and signal integrity challenges in large, high-power data center packages (preferred).

More like this

Similar roles

Panel Packaging Technology Enablement Director

Applied Materials

Santa Clara, CA +1 14 days ago $176,000–$242,000
Semiconductor Packaging Panel-Level Packaging Advanced Packaging Integration 2.5D/3D Packaging RDL PVD Plating Etch Lithography Dielectric Processes DOE Statistical Methods HBM Co-packaging Chiplet Integration Metrology Materials Science Chemical Engineering Electrical Engineering
10+ yrs exp

Senior Director of Packaging Engineering

Amd

San Jose, CA 21 days ago $268,960–$403,440
IC Packaging Mechanical Design Chiplet Architecture 2.5D/3D Integration High-Volume Manufacturing (HVM) New Product Introduction (NPI) FEA CFD S-parameters SerDes PDN Design WLCSP Flip-Chip System-in-Package (SiP)

Packaging Design Engineer

Amd

Austin, TX 15 days ago $100,000–$150,000
Package Design Substrate Layout Bump Maps Interposers Signal Integrity Power Integrity AI/ML Automation EDA Tools Tapeout Silicon Bridge Heterogeneous Integration

Advanced Packaging Integration Engineer

Applied Materials

Santa Clara, CA 94 days ago $161,000–$221,000
Advanced Packaging Hybrid Bonding 2.5D/3D Heterogeneous Integration Semiconductor Processing TSV RDL Underfill Bumping Molding OSAT Processes Micro-LED CPO Design of Experiments SPC JMP MES Statistical Data Analysis Process Optimization

Advanced Packaging Design Engineering Team Leader

Cisco

San Jose, CA 4 days ago $214,100–$309,800
Package Design Signal Integrity Power Integrity High-Speed Routing EDA Tools Python Perl TCL Shell Programming Oscilloscope TDR VNA Silicon Floor Planning Tapeout 2.5D Fanout
10+ yrs exp Hybrid