CPU Performance Modeling Engineer (RISC-V)

Qualcomm

Actively hiring
Cupertino, CA · Austin, TX Posted 24 days ago $142,200$213,400 / year

At a glance

AI generated

TL;DR

As a CPU Performance Modeling Architect at Qualcomm Technologies, Inc., you will join the CPU Performance Architecture group to design and enhance high-performance, low-power CPUs. Your role involves contributing innovative ideas for advanced CPU performance features, conducting detailed modeling, and collaborating with the RTL team to implement these designs. Day-to-day responsibilities include analyzing workloads to identify bottlenecks, performing self-guided simulation studies of design alternatives, and writing and maintaining sections of the CPU architectural performance model. You will also assess implementation costs and improve the simulation environment for greater productivity. The ideal candidate has a strong background in CPU architecture, experience with performance modeling, proficiency in C/C++ and scripting languages like Perl or Python, and knowledge of OS internals and compiler technology. This role demands expertise in various aspects of CPU design to address complex business challenges in compute product development.

Skills

C C++ Python Perl CPU_architecture RTL performance_modeling simulation_environment workload_analysis performance_benchmarks OS_internals compiler_technology

What you'll do

  • Identify and explore advanced CPU performance features.
  • Analyze workloads to pinpoint performance bottlenecks and opportunities.
  • Conduct self-guided simulation studies of design alternatives.
  • Write and maintain sections of the CPU architectural performance model.
  • Assess implementation costs for new CPU features with RTL team.
  • Collaborate on maintaining and improving the simulation environment.

What we're looking for

  • Proficiency in CPU architecture components (fetch, decode, branch prediction, etc.)
  • Experience with performance modeling and simulation of design alternatives
  • Strong knowledge of OS internals and compiler technology
  • Ability to identify and analyze performance bottlenecks in workloads
  • Collaborative skills for working across cross-functional teams
  • Proficient in C/C++ and scripting languages like Perl or Python
  • MS degree in Computer Architecture with 2+ years of practical experience

Market check

Salary context

This $142,200–$213,400 range sits above 37% of similar postings on FindRole.

Peer median band

$152,000$239,150

Median floor and ceiling across peers.

Typical midpoint (25–75%)

$166,400$221,225

Middle half of comparable postings.

Based on 240 comparable postings.

* 240 is the maximum number of comparable postings sampled.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 595 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 540 roles with salary data.

Most-posted roles

View all roles at Qualcomm

More like this

Similar roles

CPU Performance Modeling Engineer (Multiple Levels)

Qualcomm

Austin, TX 24 days ago $148,300$222,500
C C++ Python Perl CPU_architecture RTL performance_modeling simulation_environment workload_analysis performance_benchmarks scripting_languages

CPU Software Architecture Sr. Staff Engineer

Qualcomm

San Diego, CA 109 days ago $162,600$244,000
C C++ ARM RISC-V RTOS J-TAG ICE SPI I2C PCIe CAN Ethernet USB UFS GIC PLIC Linux_kernel Firmware_development Driver_development Multi-core_CPUs Memory_consistency Messaging_systems Virtualization Security Super_Scalar_Architectures

CPU Software Architecture Staff Engineer

Qualcomm

San Diego, CA 27 days ago $134,800$202,200
C C++ ARM assembly Linux RTOS Zephyr RTOS ARMv9 ARMv8 Performance Optimization Open-Source Development Tools Software Architecture Debugging Code Reviews Regression Testing Collaboration HW Design Collaboration RISC-V

CPU Verification Engineer (RISC-V)

Qualcomm

Santa Clara, CA 25 days ago $167,100$250,700
RISC-V Cache Coherence Memory ordering and Consistency Prefetching Branch Prediction Rename Speculative execution Address Translation Memory Management Random Instruction Sequencing Testbenches Transactors Assembly code Verification Methodologies Simulators Coverage collection Gate-level Simulation Waveform viewers Mixed signal Verification