CPU Micro-architect/RTL Designer

Qualcomm

Confirmed live today Trusted

Quick summary

Work type
On-site
Location
Austin, TXSanta Clara, CA
Salary
$175,600–$263,400 / yr
Posted
40 days ago
Freshness
Confirmed live today
Closes
Mar 16, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $216k
This role $220k
$153k $291k
below market most similar roles pay here above market

This role pays more than 52% of similar roles. Most pay $177,300–$254,750 — the blue band above. At the midpoint, this role pays about $220k versus about $216k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 575 open roles on FindRole.

Listed pay typically runs $147,900–$221,900 across 550 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU Micro-architect/RTL Designer

Role Posting Log in to save

As a CPU Micro-architect/RTL Designer within the CPU Engineering group, you will develop RTL for high performance, low power devices. You will collaborate with chip architects to conceive micro-architectures, participate in early product life-cycle definitions, and perform performance exploration with the CPU modeling team. Your daily responsibilities include microarchitecture development, specification, and RTL ownership to meet power, performance, area, and timing goals. You will also provide functional and performance verification support and work with multi-functional teams on physical design implementation. Required skills include knowledge of microprocessor architecture, including branch prediction, out-of-order execution, and cache subsystems. You must possess proficiency in Verilog or VHDL, logic design principles, low power techniques, and scripting languages like Perl or Python to solve complex CPU design challenges.

Skills

RTL Design Microarchitecture Verilog VHDL Python Perl Logic Design Functional Verification Waveform Debugging Out-of-Order Execution Simulators

What you'll do

  • Explore high-performance strategies in coordination with the CPU modeling team.
  • Develop and specify microarchitecture from high-level exploration to detailed specifications.
  • Develop, assess, and refine RTL design to meet power, performance, area, and timing goals.
  • Support the design verification team in executing the functional verification strategy.
  • Verify that the RTL design meets established performance goals.
  • Implement and validate physical design aspects including timing, area, reliability, and testability.

What we're looking for

  • Develop and refine RTL design to meet power, performance, area, and timing goals.
  • Perform microarchitecture development and specification from high-level exploration to detailed design.
  • Support functional and performance verification strategies for RTL designs.
  • Collaborate with multi-functional teams to implement and validate physical design aspects.
  • Thorough knowledge of microprocessor architecture including instruction fetch, branch prediction, and cache subsystems (preferred).
  • Knowledge of Verilog and/or VHDL and experience with simulators and waveform debugging tools (preferred).
  • Knowledge of logic design principles along with timing and power implications (preferred).
  • Understanding of low power and high performance techniques in CPU microarchitecture (preferred).

Related searches

More CPU Micro jobs CPU Micro jobs in Austin All jobs at Qualcomm

More like this

Similar roles

CPU Micro-architect/RTL Designer

Qualcomm

Austin, TX +1 39 days ago $216,600–$325,000
RTL Design Microarchitecture Verilog VHDL Python Perl Logic Design Functional Verification Waveform Debugging Simulators Out-of-Order Execution
8+ yrs exp
Save

CPU RTL/AI Micro-Architect

Qualcomm

Austin, TX +1 39 days ago $186,700–$280,100
Verilog SystemVerilog VHDL RTL Design LLM Agentic AI Simulation Waveform Debug Logic Design Synthesis CPU Architecture Microarchitecture Hardware Engineering
6+ yrs exp
Save

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 40 days ago
RTL Verilog VHDL Microarchitecture Logic Design Python Perl Verdi Simulators Waveform Debugging Instruction Fetch and Decode Branch Prediction Register Renaming Out-of-Order Execution Cache and Memory Subsystems
10+ yrs exp
Save

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 40 days ago
RTL Verilog VHDL Microarchitecture Logic Design Python Perl Verdi Simulators Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution Cache and Memory Subsystems
10+ yrs exp
Save

CPU ML Microarchitect/RTL Engineer

Apple Inc

Santa Clara, CA 40 days ago $184,700–$324,800
RTL Verilog VHDL Microarchitecture C C++ Python Perl Logic Design Formal Methods Simulation Emulation Waveform Debugging Out-of-Order Execution Instruction Scheduling
10+ yrs exp
Save

CPU ML Microarchitect/RTL Engineer

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600
RTL Verilog VHDL Microarchitecture C C++ Python Perl Logic Design Formal Methods Simulation Emulation Waveform Debugging Out-of-Order Execution Instruction Scheduling
3+ yrs exp
Save