CPU Micro-architect/RTL Designer

Qualcomm

Quick summary

Work type
On-site
Location
Austin, TXSanta Clara, CA
Salary
$148,300–$250,700 / yr
Posted
103 days ago
Closes
Sep 13, 2026

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $195k
This role $200k
$136k most similar roles pay here $263k

This role pays more than 52% of similar roles. Most pay $165,087–$225,525 — the shaded band above. At the midpoint, this role pays about $200k versus about $195k for comparable roles.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 834 open roles on FindRole.

Listed pay typically runs $148,300–$222,500 across 514 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · CPU Micro-architect/RTL Designer

As a Senior CPU Micro-architecture and RTL Design Engineer at Qualcomm Technologies, Inc., you will collaborate with chip architects to develop high-performance, low-power devices by exploring performance metrics, defining microarchitectures, and specifying detailed designs. Your daily tasks include developing and refining RTL code to meet power, performance, area, and timing goals while supporting functional and performance verification efforts. You will also work closely with a multi-functional engineering team to ensure the physical design meets reliability, testability, and low-power requirements. Ideal candidates possess expertise in microprocessor architecture, including instruction fetch, decode, branch prediction, scheduling, and cache management, along with proficiency in Verilog or VHDL, logic design principles, and scripting languages like Perl or Python.

What you'll do

  • Conceive and develop the micro-architecture for high-performance CPUs.
  • Define detailed specifications for CPU microarchitecture throughout product lifecycle.
  • Develop RTL design to meet power, performance, area, and timing goals.
  • Support functional verification of RTL designs to ensure accuracy.
  • Verify that RTL designs achieve specified performance benchmarks.
  • Collaborate on physical design implementation with multi-functional teams.

What we're looking for

  • Extensive experience in CPU micro-architecture development.
  • Proficiency in Verilog and VHDL for RTL design.
  • Expertise in low power and high performance techniques.
  • Knowledge of instruction fetch, decode, scheduling, and renaming.
  • Experience with functional verification and performance validation.

More like this

Similar roles

CPU Micro-Architecture and RTL Design Engineer, RISC-V

Qualcomm

Santa Clara, CA +1 9 days ago $167,100$250,700
Verilog VHDL Perl Python RTL Microarchitecture Instruction_fetch_and_decode Branch_prediction Out_of_order_execution Integer_and_floating_point_execution Load_store_execution Prefetching Cache_and_memory_subsystems Logic_design_principles Timing_and_power_implications Low_power_microarchitecture_techniques

Processor Micro Architect RTL Design Engineer

Qualcomm

San Diego, CA 12 days ago $180,400$270,600
Verilog System Verilog RTL digital design logic design cache memory coherency bus interface multi-core microprocessor architecture low power design functional verification static timing analysis formal verification PLDRC clock domain crossing

CPU Micro-Architect RTL Engineer

Qualcomm

Austin, TX 51 days ago $154,000$231,000
RISC-V RTL Verilog SystemC VHDL Processor pipelines Out-of-order execution Load/store units Caches Cache coherence Memory hierarchy Multi-processor systems Multi-threaded systems Low-power design Performance optimization Area and timing goals Communication skills Collaboration skills Teamwork skills

Embedded CPU Engineer, Platform Architecture

Apple Inc

Beaverton, OR 46 days ago
C C++ Python Perl ARM RISC-V x86 Simulation environments Performance analysis tools Branch prediction Prefetching Pipeline optimization Datapath Memory hierarchy SIMD Vector architectures Compiler infrastructure Real-time operating systems Power-performance trade-offs System-level power management Low-power design techniques

RISC-V CPU System RTL Engineer

Qualcomm

Santa Clara, CA +3 45 days ago $142,200$213,400
Verilog VHDL Perl Python Power management Debugging tools RTL design RISCV CPU architecture High-performance systems Low-power microarchitecture Telemetry architecture Interrupt controller Timer synchronization RAS and safety mechanisms Architecture and performance monitoring Scripting languages Simulation tools Waveform debugging tools