CPU Micro-architect

Samsung Electronics

Confirmed live 2 days ago High trust

Remote

Quick summary

Work type: Remote
Location: San Jose, CA
Salary: $124,000–$208,400 / yr
Posted: 21 days ago
Freshness: Confirmed live 2 days ago
Closes: Dec 31, 2026
Nearby: 99+ roles within 25 mi

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $215k

This role $166k

$107k most similar roles pay here $285k

This role pays less than 86% of similar roles. Most pay $179,837–$250,000 — the shaded band above. At the midpoint, this role pays about $166k versus about $215k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Electronics

Samsung Electronics is a South Korean multinational corporation and a global leader in technology, specializing in consumer electronics, semiconductors, and home appliances.

Samsung Electronics currently has 94 open roles on FindRole.

Listed pay typically runs $106,000–$174,500 across 58 roles with salary data.

Most-posted roles

View all roles at Samsung Electronics

At a glance

TL;DR · CPU Micro-architect

Role Posting Log in to save

As a CPU Micro-architect on the System IP & SoC Architecture team, you will shape next-generation processors for AI, high-performance computing, and edge devices. You will be responsible for exploring new features and optimizing the microarchitecture of state-of-the-art out-of-order CPU cores, specifically focusing on core pipelines, branch prediction, prefetching, and cache/TLB hierarchies. Your daily work involves collaborating with cross-functional teams to improve IPC, power, and area efficiency while identifying performance bottlenecks through modeling and prototyping. You will utilize Verilog, SystemVerilog, C++, and Python to develop performance models and micro testbenches. The role requires expertise in computer architecture principles, including superscalar design and multi-core systems, alongside familiarity with Armv8/v9, x86, or RISC-V ISAs. You will solve complex problems related to memory subsystem capabilities and real-world applications like gaming and computational photography.

Skills

CPU Microarchitecture Arm ISA x86 RISC-V Verilog C++ Python TLB Branch Prediction Pipelining Multi-core Systems SpecInt17 GB6

What you'll do

Explore new features and optimize the microarchitecture of high-performance out-of-order CPU cores.
Improve benchmark performance and real-use-case efficiency including IPC, power, and area metrics.
Optimize core components such as pipelines, branch prediction, prefetching, and cache/TLB hierarchies.
Model the microarchitecture of state-of-the-art cores in collaboration with the performance simulation team.
Correlate simulation results against silicon measurement data to perform root cause analysis and debugging.
Explore new ISA extensions such as vector extensions, memory safety features, and security enhancements.
Identify and resolve performance bottlenecks through modeling and prototyping.
Develop performance models and micro testbenches to validate key performance features in CPUs.

What we're looking for

Must have a Bachelor’s degree in Computer Science or Engineering with 4+ years of experience.
Must have a Master’s degree with 2+ years of experience or a Ph.D.
Strong background in CPU microarchitecture design including pipelining, superscalar design, and cache hierarchies.
Experience in performance analysis, modeling, and optimization for mobile benchmarks and real-world use cases.
Familiarity with Arm ISA (Armv8/v9) or equivalent architectures like x86 and RISC-V.
Proficiency in hardware description languages (Verilog/SV) and programming languages (C++, Python).
Ability to correlate simulation results against hardware performance metrics to ensure model accuracy.
Must be authorized to access information subject to U.S. export control laws.

Similar roles

Micro-architect/Logic Designer, Coherent Interconnect

Samsung Electronics

Remote (San Jose, CA) 21 days ago $151,000–$251,800

RTL Verilog VHDL AMBA CHI ACE AXI ASIC Design Flow Logic Synthesis DFT STA ECO Python Perl Memory Controller Cache Design Coherent Interconnect

10+ yrs exp Remote

Save

CPU Micro-architect/RTL Designer

Qualcomm

Austin, TX +1 38 days ago $211,900–$317,900

RTL Design Microarchitecture Verilog VHDL Python Perl Logic Design Waveform Debugging Simulators Instruction Fetch and Decode Branch Prediction Out-of-Order Execution

8+ yrs exp

Save

CPU Micro-Architecture and RTL Design Engineer (RISC-V)

Qualcomm

Santa Clara, CA +1 43 days ago $167,100–$250,700

RISC-V RTL Design Verilog VHDL Microarchitecture Python Perl Logic Design Functional Verification Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution

4+ yrs exp

Save

Embedded CPU Architect, Platform Architecture

Apple Inc

Beaverton, OR 122 days ago

CPU Architecture Microarchitecture ARM RISC-V x86 C C++ Python Perl SIMD Vector Architectures Real-Time Operating Systems Performance Modeling Simulation Compiler Infrastructure Power Management Signal Processing

10+ yrs exp

Save

CPU Architecture Performance Engineer

Qualcomm

San Diego, CA +1 43 days ago $148,300–$222,500

CPU Architecture RTL Simulation Verilog C C++ Python Perl Performance Modeling SIMD MMU Branch Prediction Micro-architecture

4+ yrs exp

Save

CPU RTL/AI Micro-Architect, AI Development

Qualcomm

Austin, TX +1 12 days ago $179,000–$268,400

RTL Verilog SystemVerilog VHDL LLM Agentic AI CPU Design Microarchitecture Synthesis Simulation Waveform Debug Logic Design

6+ yrs exp

Save