CPU Micro-architect

Samsung Electronics

Confirmed live today Trusted

Quick summary

Work type
On-site
Location
San Jose, CAAustin, TX
Salary
$124,000–$208,400 / yr
Employment
Full-time
Posted
67 days ago
Freshness
Confirmed live today
Closes
Dec 31, 2026

Market check

Salary context

Below market

How this pay compares to similar roles

Similar $225k
This role $166k
$106k $296k
below market most similar roles pay here above market

This role pays less than 87% of similar roles. Most pay $194,300–$254,750 — the blue band above. At the midpoint, this role pays about $166k versus about $225k for comparable roles.

Based on 240 similar postings.

Employer

About Samsung Electronics

Samsung Electronics is a South Korean multinational corporation and a global leader in technology, specializing in consumer electronics, semiconductors, and home appliances.

Samsung Electronics currently has 94 open roles on FindRole.

Listed pay typically runs $106,000–$174,500 across 85 roles with salary data.

Most-posted roles

View all roles at Samsung Electronics

At a glance

TL;DR · CPU Micro-architect

The CPU Micro-architect joins the System IP & SoC Architecture team to shape next-generation processors for AI, high-performance computing, and edge devices. This role involves exploring new features and optimizing the microarchitecture of high-performance out-of-order CPU cores to improve IPC, power, and area efficiency. Key responsibilities include modeling core pipelines, branch prediction, prefetching, and cache/TLB hierarchies, as well as correlating simulation results against silicon measurement data. The candidate will develop performance models and micro testbenches to identify bottlenecks and explore ISA extensions like vector extensions and security enhancements. Required skills include proficiency in Verilog, SystemVerilog, C++, and Python, alongside experience with Armv8/v9, x86, or RISC-V ISAs. The work focuses on delivering scalable, performance-optimized IP solutions for gaming and computational photography.

What you'll do

  • Optimize the microarchitecture of high-performance out-of-order CPU cores to improve IPC, power, and area efficiency.
  • Model the microarchitecture of state-of-the-art cores in collaboration with the performance simulation team.
  • Correlate simulation results against silicon measurement data to perform root cause analysis and debug discrepancies.
  • Explore and implement new features and ISA extensions for vector processing, memory safety, and security enhancements.
  • Identify and resolve performance bottlenecks through modeling and prototyping.
  • Develop performance models and micro testbenches to validate key CPU performance features.
  • Analyze hardware performance metrics such as cache misses, TLB misses, and pipeline stalls to ensure optimal performance.

What we're looking for

  • Must have a Bachelor’s Degree in Computer Science/Engineering with 4+ years of experience.
  • Must have a Master’s Degree with 2+ years of experience.
  • Must have a Ph.D.
  • Must have a background in CPU microarchitecture design and computer architecture principles.
  • Must have strong experience in performance analysis, modeling, and optimization for mobile benchmarks and real use cases.
  • Must be proficient in hardware description languages (Verilog/SV) and programming languages (C++, Python).
  • Must be familiar with Arm ISA (Armv8/v9) or equivalent ISAs like x86 and RISC-V.
  • Must be authorized to access information subject to U.S. export control laws.

More like this

Similar roles

CPU Microarchitect/RTL Engineer

Apple Inc

Santa Clara, CA 40 days ago $129,300–$194,700
RTL Verilog VHDL C C++ Python Perl Microarchitecture Formal Verification Simulation Emulation Out-of-Order Execution Branch Prediction

CPU Microarchitect/RTL Engineer

Apple Inc

Santa Clara, CA 40 days ago $129,300–$194,700
RTL Verilog VHDL C C++ Python Perl Microarchitecture Formal Verification Simulation Emulation Out-of-Order Execution Branch Prediction

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 40 days ago
RTL Verilog VHDL Microarchitecture Logic Design Python Perl Verdi Simulation Waveform Debugging Instruction Fetch and Decode Branch Prediction Out-of-Order Execution Cache and Memory Subsystems Power and Area Tradeoffs
3+ yrs exp

CPU Micro-architect/RTL Designer

Qualcomm

Austin, TX +1 39 days ago $216,600–$325,000
RTL Design Microarchitecture Verilog VHDL Python Perl Logic Design Functional Verification Waveform Debugging Simulators Out-of-Order Execution
8+ yrs exp

CPU RTL/AI Micro-Architect

Qualcomm

Austin, TX +1 39 days ago $186,700–$280,100
Verilog SystemVerilog VHDL RTL Design LLM Agentic AI Simulation Waveform Debug Logic Design Synthesis CPU Architecture Microarchitecture Hardware Engineering
6+ yrs exp

CPU Microarchitect/RTL Engineer

Apple Inc

Austin, TX 40 days ago
RTL Verilog VHDL Microarchitecture Python Perl Logic Design Simulators Verdi Instruction Fetch and Decode Branch Prediction Out-of-Order Execution Cache and Memory Subsystems Power and Area Tradeoffs
3+ yrs exp