Careers

Qualcomm

Quick summary

Work type
On-site
Location
San Diego, CA
Posted
111 days ago
Closes
Aug 22, 2026

Market check

Salary context

How this pay compares to similar roles

Similar $200k
$150k most similar roles pay here $258k

This listing doesn't post a salary. Most similar roles pay $173,850–$225,800.

Based on 240 similar postings.

Employer

About Qualcomm

Qualcomm is a leading American semiconductor and telecommunications company based in San Diego, CA.

Qualcomm currently has 750 open roles on FindRole.

Listed pay typically runs $154,000–$231,000 across 430 roles with salary data.

Most-posted roles

View all roles at Qualcomm

At a glance

TL;DR · Careers

The CHS Architecture and Design team at Qualcomm in San Diego seeks an experienced CHS-AAD Engineer to join their innovative hardware systems design for XR products based on Snapdragon SoCs. This individual contributor role involves collaborating with cross-functional teams to create high-performance package/SIP designs, ensuring successful transitions to production. Daily tasks include IC top-level floorplanning, system-level co-design methodologies, and optimizing power distribution networks for high-speed processor cores. The ideal candidate will have expertise in ORCAD schematic and Allegro design tools, as well as hands-on experience with PCIe, DDR, Ethernet, SerDes, and communication protocols. Strong knowledge of SIPI, PDN, thermal management, and compliance testing is essential, along with the ability to work independently and collaboratively within a dynamic team environment.

What you'll do

  • Conduct IC top-level floorplanning and hard macro block placement.
  • Implement high-speed interface SI constraints for jitter, IR drop, cross-talk, and SSN.
  • Design power distribution networks (PDNs) from PMIC to SOC for GHz+ processor cores.
  • Collaborate on competitive analysis and roadmap package technology for future products.
  • Verify packages and SIPs using Valor and ravel checks.
  • Optimize cost and area for given package/SIP structures.
  • Conduct design reviews with suppliers and Osats.

What we're looking for

  • 7+ years of experience in package/SIP/PCB hardware design.
  • Expertise in high-speed, dense, multi-layer Packages, PCBs and systems.
  • Proficiency in logic design, schematic capture, board layout tools, and testing.
  • Strong knowledge of SIPI, PDN, thermal management, and compliance testing.
  • Hands-on experience with PCIe, DDR, Ethernet, SerDes, and communication protocols.
  • Proven ability to work independently and collaboratively within a cross-functional team environment.
  • Strong technical documentation skills and excellent written and verbal communication.

More like this

Similar roles

Package Design Engineer - Up to Staff level

Qualcomm

Santa Clara, CA +1 25 days ago $154,000$252,800
Cadence_APD SiP High_speed_IO_interfaces IC_packaging_structures Electromagnetic_field_analysis Flip_chip_BGA 2_5D_Interposer 3D_Interposer Cadence_Allegro PCB_Editor Advanced_Package_Designer XtractIM PowerSI HFSS Q3D Calibre_tool Design_Rules_Check High_speed_layout_constraints DDR PCIe UCIE

Staff IC Packaging Engineer

Qualcomm

San Diego, CA 33 days ago $154,000$231,000
FCCSP FCBGA SiP/Modules RDL-based packages 2.5D/3D integration Design of Experiments Best Known Methods Process Control Plans DFM FMEA SPC/QC Reliability Testing Failure Analysis Flip Chip Wire Bond Substrate Technologies Wafer-Level Processes Laser Groove Technology Six Sigma

IC Package Design Technical Team Leader

Cisco

Remote (San Jose, CA) 4 days ago $210,600$305,100
Python Perl TCL shell EDA tools ASIC package design signal integrity power distribution networks SI/PI teams high-speed routing package layout cross-functional collaboration scripting languages VNA analyzers oscilloscopes
Remote

Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX

Irvine, CA 10 days ago $160,000$225,000
Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM Simulation Package Design Electrical Review Substrate Design RFIC ASIC Manufacturing Reviews

Sr. IC Package Design Engineer (Silicon Engineering)

SpaceX

Austin, TX 10 days ago
Cadence APD+/SIP SIWave HFSS ADS BGA Co-packaged Optics (CPO) Signal Integrity (SI) Power Integrity (PI) EM simulation Package design electrical review Substrate design RF Digital High-speed and mixed signal die Package/SIP layout

Principal IC Packaging Engineer

Qualcomm

San Diego, CA 156 days ago $201,600$302,400
RDL Wafer Bonding Flip Chip Wire Bond SiP Materials Science Equipment Expertise High-Density Interconnect Design Reliability Standards Test Methods Qualification Procedures Failure Analysis Techniques Substrate Manufacturing Processes Design Rules Technical Project Management Cross-Functional Team Leadership