ASIC Engineer

Cisco

Remote

Quick summary

Work type
Remote
Location
San Jose, CA
Salary
$165,000–$241,400 / yr
Posted
2 days ago
Closes
Aug 28, 2026
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $191k
This role $203k
$141k most similar roles pay here $252k

This role pays more than 59% of similar roles. Most pay $165,250–$216,250 — the shaded band above. At the midpoint, this role pays about $203k versus about $191k for comparable roles.

Based on 240 similar postings.

Employer

About Cisco

Cisco Systems is the world''s leading networking technology company, designing and manufacturing networking hardware, telecommunications equipment, and cybersecurity solutions for businesses and governments. Industry: Networking Technology & Cybersecurity

Cisco currently has 185 open roles on FindRole.

Listed pay typically runs $165,000–$241,400 across 185 roles with salary data.

Most-posted roles

View all roles at Cisco

At a glance

TL;DR · ASIC Engineer

Apply Now Log in to save

As an ASIC Engineer specializing in Post-Silicon Electrical Validation at Cisco’s Post-Silicon Validation Team, you will lead hands-on testing and debug efforts for high-performance networking silicon, driving early-silicon bring-up activities from first power-on through feature enablement. Your daily tasks include defining and executing detailed hardware validation plans, performing advanced electrical measurements, and conducting root-cause analysis of complex issues. You will work with cutting-edge technologies such as PCIe and SerDes interfaces, leveraging tools like oscilloscopes and protocol analyzers to validate system-level behavior under real-world conditions. The role requires expertise in high-speed measurement techniques, scripting for lab automation (Python), and a deep understanding of networking fundamentals. Join our dynamic team shaping the future of high-performance networking technology.

Skills

Python PCIe SerDes Ethernet DDR5 USB_3_x SGMII BERT oscilloscopes logic_analyzers VNAs protocol_analyzers multimeters high_speed_interfaces signal_integrity power_integrity waveform_analysis eye_diagrams jitter_analysis BER_measurements thermal_testing lab_automation schematics_and_layout_files networking_fundamentals packet_based_systems

What you'll do

  • Lead hands-on post-silicon electrical validation for networking ASICs in lab environments.
  • Own early-silicon bring-up activities from first power-on through feature enablement.
  • Perform advanced voltage, current, and signal integrity analysis on high-speed interfaces.
  • Independently isolate and root-cause silicon, package, or board-level issues.
  • Validate Ethernet MAC/PHY and high-speed interfaces like PCIe and SerDes.
  • Develop and maintain lab automation using scripts for data analysis and testing.

What we're looking for

  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field with 8+ years of experience.
  • Hands-on experience with post-silicon electrical validation and hardware bring-up in lab environments.
  • Expertise in high-speed measurement techniques including eye diagrams, BER, jitter, and compliance testing.
  • Proficiency in validating Ethernet MAC/PHY and interfaces like PCIe and SerDes.
  • Scripting skills for lab automation using Python or similar languages.
  • Experience with complex board schematics and layout files review.

Related searches

More ASIC Engineer jobs ASIC Engineer jobs in San Jose Remote ASIC Engineer jobs All jobs at Cisco

More like this

Similar roles

Careers

Qualcomm

Santa Clara, CA 98 days ago
Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC
Save

ASIC Design Engineer

Broadcom

Irvine, CA +1 77 days ago $108,000–$172,800
EDA Synthesis Design_for_Test Floorplanning Place_and_Route Clock_Methodology Power_Planning_Analysis Timing_Closure Signal_Integrity Physical_Design_Checks
Save

ASIC Design Engineer

Cisco

San Jose, CA 14 days ago $165,000–$241,400
Verilog System Verilog Python Perl TCL shell PCIe Ethernet MAC DDR LPDDR DMA engines AXI CHI APB AHB RDMA NVMe-over-TCP ASIC design flows simulation synthesis static timing analysis emulation formal verification
Hybrid
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 33 days ago $126,800–$190,900
RTL micro-architecture DRAM PHY architecture DFI interface dram interface calibration performance characterization parallel computer architectures SOC performance simulators power simulators
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 79 days ago $116,000–$189,750
Verilog Perl Python C C++ Kubernetes Terraform CI/CD Docker PostgreSQL Git Jenkins Prometheus Grafana
Save

ASIC Design Engineer

Apple Inc

Beaverton, OR 58 days ago
Verilog Python Perl TCL Kubernetes CI/CD Docker Git JIRA Confluence PostgreSQL Mentor Graphics Calibre Synopsys DC Cadence Genus VCS Simulator ModelSim
Save