ASIC Design Engineer

Broadcom

Confirmed live today High trust

Quick summary

Work type
On-site
Location
San Jose, CAAndover, MA
Salary
$143,800–$230,000 / yr
Employment
Full-time
Posted
14 days ago
Freshness
Confirmed live today
Closes
Mar 28, 2027
Nearby
99+ roles within 25 mi

Market check

Salary context

Competitive pay

How this pay compares to similar roles

Similar $195k
This role $187k
$133k $240k
below market most similar roles pay here above market

This role pays less than 51% of similar roles. Most pay $166,746–$224,075 — the blue band above. At the midpoint, this role pays about $187k versus about $195k for comparable roles.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 280 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 169 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · ASIC Design Engineer

Role Posting Log in to save

The ASIC Design Engineer will join the design team to execute large complex design implementations using the latest technology nodes. This role requires leading specific disciplines in design closure, including synthesis, design for test, floorplanning, place and route, clock methodology, power planning and analysis, timing closure, signal integrity, and physical design checks. The successful candidate will drive peer reviews to ensure quality requirements are met while working with customers and design teams across multiple geographies. The position requires expertise in multiple EDA vendor solutions and the ability to adapt to changing requirements. Key responsibilities involve exercising judgment in selecting methods and techniques for obtaining results on complex technical projects with little supervision. The role focuses on solving technical challenges within the semiconductor design and implementation space.

What does a ASIC Design Engineer earn in California?

Median $214000 from 49 postings across 7 companies.

See salary data

Skills

ASIC Implementation Synthesis Design for Test Floorplanning Place and Route Clock Methodology Power Planning Timing Closure Signal Integrity Physical Design Checks

What you'll do

  • Participate in large complex design implementations using the latest technology nodes.
  • Lead specific design disciplines to achieve full design closure.
  • Perform synthesis, floorplanning, place and route, and power planning.
  • Execute timing closure, signal integrity, and physical design checks.
  • Drive peer reviews to ensure all quality requirements are met.
  • Select methods, techniques, and evaluation criteria for technical results.
  • Set direction for other project members and lead complex technical projects.

What we're looking for

  • Bachelor's degree in Electrical Engineering or related field and 12+ years of related experience.
  • Master's degree in Electrical Engineering or related field and 10+ years of related experience.
  • Demonstrated expertise in synthesis, design for test, floorplanning, place and route, and clock methodology.
  • Demonstrated expertise in power planning and analysis, timing closure, signal integrity, and physical design checks.
  • Expertise in multiple EDA vendor solutions and the ability to adapt to changing requirements.
  • Ability to work on complex technical projects and lead projects with little supervision.
  • Ability to lead one or more disciplines in design closure as part of a design team.
  • Ability to work with customers and design teams across multiple geographies.

Related searches

More ASIC Design Engineer jobs ASIC Design Engineer jobs in San Jose All jobs at Broadcom

More like this

Similar roles

ASIC Design Automation Engineer

Broadcom

Fort Collins, CO 48 days ago $129,400–$207,000
Python C++ Tcl Ruby Perl Verilog HDL UNIX Linux Digital Logic Design Static Timing Analysis Data Structures OO Design IC Design Synthesis Verification
10+ yrs exp
Save

Design Implementation Engineer

Broadcom

San Jose, CA +3 8 days ago $121,900–$195,000
Place and Route Timing Closure STA Floor-planning Clock Tree Synthesis Physical Verification LVS DRC Equivalence Checks Power Optimization ECO ICC2 Innovus Primetime Caliber LEC SoC Design
8+ yrs exp
Save

Physical Design Engineer

Qualcomm

San Diego, CA +2 40 days ago $123,100–$250,000
ASIC Design Physical Design Place and Route Static Timing Analysis Clock Tree Synthesis Floorplanning Power Planning Signal Integrity Analysis Physical Verification DFT Low Power Design UPF Python Tcl Perl Shell Linux Unix Cadence Innovus Synopsys Fusion Compiler Synopsys PrimeTime RC Extraction ECO Implementation
4+ yrs exp
Save

Design Engineer

Broadcom

Fort Collins, CO 7 days ago $61,900–$99,000
ASIC Design IC Design Floor Planning Routing Timing Analysis Physical Verification Signal Integrity Power Integrity SerDes CMOS Clocking Structures
Save

ASIC Design Engineer

Apple Inc

Santa Clara, CA 165 days ago $129,300–$194,700
ASIC Design RTL Micro-architecture SoC DRAM DFI PHY Memory Subsystem Simulators System-on-a-Chip Architecture Research
Save

ASIC Design Engineer

Nvidia

Santa Clara, CA 71 days ago $116,000–$189,750
RTL Design Verilog Microarchitecture Logic Synthesis Timing Analysis Python Perl C/C++ VLSI Design Digital Systems Computer Architecture ASIC Design SoC Post-Silicon Validation Front-end Flow
2+ yrs exp
Save