Analog ASIC Architect

Apple Inc

Quick summary

Work type
On-site
Location
San Francisco, CA
Salary
$181,100–$318,400 / yr
Posted
25 days ago

Market check

Salary context

Above market

How this pay compares to similar roles

Similar $194k
This role $250k
$128k most similar roles pay here $339k

This role pays more than 90% of similar roles. Most pay $165,250–$222,000 — the shaded band above. At the midpoint, this role pays about $250k versus about $194k for comparable roles.

Based on 240 similar postings.

Employer

About Apple Inc

Apple Inc. is a multinational technology company known for designing and manufacturing consumer electronics, software, and online services, including the iPhone, Mac, iPad, and App Store. Industry: Consumer Electronics & Software

Apple Inc currently has 638 open roles on FindRole.

Listed pay typically runs $171,600–$272,100 across 505 roles with salary data.

Most-posted roles

View all roles at Apple Inc

At a glance

TL;DR · Analog ASIC Architect

As an Analog ASIC Architect on Apple's Touch Technology team, you will lead the architecture of complex mixed-signal ASICs from concept to silicon, enabling best-in-class touch sensing experiences across Apple’s product line. You will define analog front-end and mixed-signal architectures for high-performance, low-power applications, author detailed micro-architecture specifications, and build behavioral models to evaluate system performance. This role requires expertise in circuit design, digital architecture, software, and collaboration with cross-functional teams to ensure seamless integration. Key responsibilities include leading trade-off assessments, contributing to strategic roadmap planning, and resolving silicon performance issues from characterization through mass production. Preferred qualifications include experience in high-volume IC development, proficiency in MATLAB or Python for modeling and simulation, and a strong foundation in system-level design and requirements development.

What you'll do

  • Define and develop analog front-end (AFE) and mixed-signal ASIC architectures for touch sensing applications.
  • Author detailed micro-architecture specifications and performance analyses guiding IC development.
  • Build high-level behavioral models to evaluate architectural trade-offs and validate system performance.
  • Lead cross-disciplinary assessments of power, performance, area, and manufacturability across process corners.
  • Contribute technical expertise to strategic roadmap planning for technology investments.
  • Perform root cause analysis and drive resolution of silicon performance issues from characterization through production.

What we're looking for

  • Extensive experience in analog and mixed-signal ASIC architecture, including AFE design.
  • Proven ability to define and tape out complex mixed-signal ICs from concept to production.
  • Strong foundation in system-level design and requirements development for mixed-signal ASICs.
  • Expertise in IC bring-up, silicon characterization, and debug at the system level.
  • Proficiency in high-level modeling and simulation tools like MATLAB or Python.
  • MS or PhD in Electrical Engineering preferred.

More like this

Similar roles

Analog ASIC Architect

Apple Inc

Austin, TX 25 days ago
MATLAB Python Analog front-end (AFE) design ADC/DAC topologies Noise analysis Signal chain optimization IC micro-architecture definition High-level modeling and simulation tools Silicon characterization Debug at the system level Circuit design Digital architecture Software integration Root cause analysis

Careers

Qualcomm

San Diego, CA 29 days ago
Verilog SystemVerilog VHDL Python Perl RTL SoC ASIC Clock_design Power_related_features Design_verification Simulation Scripting_languages Automation_tools

ASIC Design Engineer

Broadcom

Irvine, CA 65 days ago $108,000$172,800
EDA Synthesis Design_for_Test Floorplanning Place_and_Route Clock_Methodology Power_Planning_Analysis Timing_Closure Signal_Integrity Physical_Design_Checks

Careers

Qualcomm

Santa Clara, CA 86 days ago
Python Perl AMBA AHB APB AXI PCIe USB CoreSight AI/ML DFT FPGA CDC Clocking_architecture NoC

ASIC Design Engineer

Nvidia

Santa Clara, CA 67 days ago $116,000$189,750
Verilog Perl Python C C++ Kubernetes Terraform CI/CD Docker PostgreSQL Git Jenkins Prometheus Grafana

Senior ASIC Design Engineer - Hardware

Nvidia

Santa Clara, CA 148 days ago $136,000$218,500
Verilog RTL Python Perl C C++ PCI-Express CXL ASIC VLSI Digital systems Computer Architecture CMOS transistors and circuits DFT timing analysis floor-planning ECO bring-up & lab debug arbiters synchronization bus protocols interconnect networks caches