Advanced Package Technology Engineer

Broadcom

Confirmed live yesterday High trust

Quick summary

Work type
On-site
Location
Fort Collins, COSan Jose, CA
Posted
3 days ago
Freshness
Confirmed live yesterday
Closes
Feb 27, 2027

Market check

Salary context

How this pay compares to similar roles

Similar $172k
$130k most similar roles pay here $213k

This listing doesn't post a salary. Most similar roles pay $140,300–$204,437.

Based on 240 similar postings.

Employer

About Broadcom

Broadcom is a global semiconductor and infrastructure software company that designs and markets a wide range of networking, storage, and wireless connectivity solutions. Industry: Semiconductors & Infrastructure Software

Broadcom currently has 120 open roles on FindRole.

Listed pay typically runs $121,900–$195,000 across 107 roles with salary data.

Most-posted roles

View all roles at Broadcom

At a glance

TL;DR · Advanced Package Technology Engineer

As an Advanced Package Technology Engineer within the WW ASIC product development team, you will develop cost-effective, high-performance advanced custom package solutions that meet specific signal integrity, thermal, structural reliability, and assembly design rules. You will work closely with silicon and package design teams, marketing, NPI, and external suppliers to manage project schedules and support new design wins through volume ramps. Your role involves providing expertise in 2.5D and 3D technologies, engaging memory suppliers to define quality requirements, and managing programs with assembly partners. You will utilize CAD tools like APD, AutoCAD, and Solidworks for modeling and design optimization. The work focuses on solving complex technical challenges involving advanced multi-layer ceramic or organic substrates, interposers, and fine pitch flip chip packaging solutions while navigating the limits of cutting-edge 2.5D and 3D integration technologies.

What you'll do

  • Develop cost-effective, high-performance 2.5D and 3D advanced custom package solutions.
  • Ensure designs meet signal integrity, thermal, structural reliability, and manufacturing design rules.
  • Lead the identification, development, and qualification of technologies with external assembly partners.
  • Engage with memory suppliers to define specific technology and quality requirements.
  • Support new design wins, New Product Introduction (NPI), and volume production ramps.
  • Develop alternate sourcing strategies and perform component qualifications.
  • Utilize modeling and CAD tools to optimize thermal, mechanical, and substrate designs.

What we're looking for

  • Master's Degree in Mechanical, Electrical, or Electronics Engineering with 6+ years of relevant experience.
  • PhD with 3+ years of relevant experience.
  • 4 to 6 years of hands-on experience in 2.5D and 3D development.
  • In-depth knowledge of advanced silicon fab, bump, interposer, substrate, and assembly processes.
  • Experience with thermal and mechanical modeling tools and CAD software like APD, AutoCAD, or Solidworks.
  • Knowledge of failure analysis tools, industry standards, and quality systems.
  • Proven skills in project management, problem-solving, and cross-functional team collaboration.

More like this

Similar roles

Principal IC Packaging Engineer

Qualcomm

San Diego, CA 50 days ago $201,600$302,400
RDL Wafer Bonding Flip Chip Wire Bond SiP 2.5D Packaging Fan-out Bridge FCBGA MCM High-Density Interconnect Failure Analysis Substrate Manufacturing HVM
8+ yrs exp

Package Design Engineer

Broadcom

San Jose, CA +2 108 days ago $141,300$226,000
Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL ASIC HBM DDR5 RF Microwave Layout Automation Manufacturability Reliability
10+ yrs exp

Package Design Engineer

Broadcom

San Jose, CA +2 48 days ago $121,900$195,000
Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Package Designer Cadence SKILL HBM DDR5 RF/Microwave Layout Automation Process Development
8+ yrs exp

Package Design Engineer

Broadcom

San Jose, CA +2 9 days ago $82,500$132,000
Flip-chip BGA SerDes Signal Integrity Power Integrity Cadence APD Allegro Cadence SKILL ASIC HBM DDR5 RF/Microwave Automation High-Performance Computing 5G
2+ yrs exp

Package Design Engineer, Staff

Qualcomm

San Diego, CA 56 days ago $154,000$231,000
Cadence APD Siemens Xpedition Cadence Allegro SiP SI/PI DRC DFM ERC XtractIM PowerSI HFSS Q3D Calibre DDR PCIe UCIe S-parameters RLGC High-speed IO
5+ yrs exp

IC Package Design Engineer

Cisco

Remote (San Jose, CA) 59 days ago $152,500$219,200
ASIC Package Design PCB Design SI/PI high‑speed signaling Power Delivery EDA Tools Python Perl TCL multi‑die systems Interposers Floorplanning stack‑up definition Pinout Optimization
5+ yrs exp Remote