Browse tech roles

C C++ Embedded Firmware RTOS ISP FPGA Pre-silicon Emulation Silicon Bring-up Image Signal Processing Register-level Programming Power Management Memory Optimization +7 more Show less

C C++ Embedded Firmware RTOS ISP FPGA Pre-silicon Emulation Silicon Bring-up Register-level Programming Power Management Memory Optimization Hardware Validation Machine Learning Video Processing +9 more Show less

C++ SystemVerilog Verilog HDL Python Perl Ruby x86 Assembly Computer Architecture ASIC SoC Formal Verification Simulation DFT RTL Tape-out +10 more Show less

Risk Management Framework (RMF) AWS Cloud Security Vulnerability Assessment Nessus Rapid7 Nipper Xacta Big Data Analytics Security Engineering Event Correlation POA&M Cybersecurity Hygiene +8 more Show less

Risk Management Framework (RMF) Cloud Security Vulnerability Assessment Security Control Assessment AWS Oracle Microsoft Google Xacta Nessus Rapid7 Nipper Big Data Analytics Cybersecurity Hygiene POA&M Security Engineering +11 more Show less

C++ Swift Objective-C iOS macOS Bluetooth Wi-Fi Multi-threaded programming Operating Systems Telephony audio Firmware Software Design Debugging +8 more Show less

RMF STIGs eMASS Nessus ACAS SCAP HBSS NIST SP 800-53 NIST SP 800- 37 CNSSI 1253 Vulnerability Assessment Cyber Threat Emulation Cloud Native Tools Windows UNIX Network Security Endpoint Security Solutions Databases TTPs +14 more Show less

ASIC RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Design Verification Scripting +3 more Show less

DoD RMF NIST SP 800-53 eMASS STIG SCAP ACAS POA&M AWS Windows Linux Containerization Vulnerability Management Security Control Assessment Continuous Monitoring SharePoint Security Engineering Risk Assessment +12 more Show less

DSP Microprocessor Design Computer Architecture C C++ Python Embedded Systems Design Verification Digital Design Logic Design Machine Learning Instruction Set Architecture Architectural Simulators Design Synthesis Emulators Test Generators +11 more Show less

CPU Architecture RTL Design Verilog System Verilog C C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Compiler Techniques OS Digital Logic Design +9 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control +9 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Simulation Testbenches Transactors Assertions +13 more Show less

System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions +12 more Show less

System Verilog Verilog UVM Python Perl Assembly Formal Verification UPF FPGA Emulation RTL Digital Logic Power Management Clock Control Random Constraint Verification +10 more Show less

System Verilog Verilog Python Perl TCL Assembly Formal Verification FPGA Emulation RTL Computer Architecture Digital Logic Power Management Clock Control Testbenches Transactors Assertions +12 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Compiler Techniques +7 more Show less

CPU Architecture RTL Design System Verilog Verilog C/C++ Assembly Performance Modeling Silicon Validation Performance Tuning Profiling Digital Logic Design Scripting +7 more Show less