Browse tech roles

ASIC Physical Design Synthesis STA P&R DFT UPF CMOS floor planning Timing Closure IR Drop Analysis Physical Verification ECO AI Flow +9 more Show less

ASIC Physical Design Synthesis STA P&R Floor Planning Timing Closure IR Drop Analysis DFT UPF CMOS Mixed signal AI Flow RTL +9 more Show less

Physical Design Cadence Innovus Tcl Python Place-and-Route Timing Analysis Physical Verification Digital Design Automation Micro-architecture Logic Design +6 more Show less

ASIC Design RTL to GDS Flow Virtuoso System Simulation Synthesis Place and Route Verification Validation Scripting SoC +5 more Show less

ASIC SOC Physical Design RTL2GDSII Static Timing Analysis (STA) EDA Tools Python TCL Perl Bash Makefile DFT Scan MBIST LBIST FinFET CMOS Floorplanning Place and Route Synthesis +15 more Show less

ASIC Physical Design RTL2GDSII STA EDA Tools Python TCL Perl Bash Makefile DFT Scan MBIST LBIST FinFET CMOS Floorplanning Place and Route Synthesis Electromigration +15 more Show less

ASIC SOC Physical Design RTL2GDSII Static Timing Analysis STA Floorplanning Place and Route DFT Scan MBIST LBIST FinFET CMOS Python TCL Perl Bash Makefile EDA Tools +15 more Show less

PCB Design Cadence Allegro High-Speed Signal Routing Power Integrity Signal Integrity Gerber ODB PCB Manufacturing Component Placement Hardware Design +5 more Show less