Browse tech roles

UVM OVM SystemVerilog Assertions (SVA) Verilog VHDL Python TCL Perl Mixed-Signal Verification Logic Synthesis Static Timing Analysis Formal Verification Place and Route EDA Tools CMOS Bipolar Scripting +12 more Show less

AMS Cadence Synopsys Siemens Python Perl C++ TCL SystemVerilog VerilogA Verilog Verilog-AMS VHDL Spectre HSPICE Finesim Virtuoso SKILL ADE SPICE AI Agents +16 more Show less

AMS Python Perl C/C++ TCL Cadence Synopsys Siemens Spectre HSPICE Finesim SystemVerilog VerilogA Verilog Verilog-AMS VHDL Virtuoso SKILL ADE SPICE AI Agents +16 more Show less

SPICE LTspice TINA Cadence ADS Python MATLAB Xpedition JESD204B Signal Integrity Power Integrity EMI/EMC Oscilloscope Spectrum Analyzer Network Analyzer Function Generator +11 more Show less

Post-Silicon Validation Mixed-Signal IP Verification System-Level Testing Python MATLAB Palladium Zebu ASIC Design Signal Processing Test Automation Oscilloscopes Logic Analyzers Protocol Analyzers Firmware +9 more Show less

ASIC Mixed-Signal Analog Front Ends (AFE low power design Sensor Fusion Edge AI Machine Learning CMOS Chiplets System-in-Package Firmware Embedded Systems Robotics IoT Functional Safety +10 more Show less

SystemVerilog Verilog Mixed-Signal Design SerDes PLL ADC CTLE CDR DFE Python Perl FPGA SATA PCIe USB Circuit Modeling Scripting Silicon Bringup ATE +14 more Show less