Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: Logic Design Remove filter Clear all

5 of up to 20 (filtered)

Senior Scientist, AI/ML (Biologics Design)

Gilead Sciences

Remote (Foster City, CA) 8 days ago $169,320–$219,120
Actively hiring Confirmed live yesterday High trust Competitive pay
Python PyTorch JAX Machine Learning Deep Learning Generative Modeling Protein Language Models Foundation Models Geometric Neural Networks AlphaFold Active Learning Multimodal Learning Representation Learning Data Integration Design-Build-Test-Learn
Remote
Save

Micro-architect/Logic Designer, Coherent Interconnect

Samsung Electronics

Remote (San Jose, CA) 21 days ago $151,000–$251,800
Actively hiring Confirmed live yesterday High trust Competitive pay
RTL Verilog VHDL AMBA CHI ACE AXI ASIC Design Flow Logic Synthesis DFT STA ECO Python Perl Memory Controller Cache Design Coherent Interconnect
10+ yrs exp Remote
Save

Logic Design Engineer

Amd

Santa Clara, CA 48 days ago $166,400–$249,600
Actively hiring Confirmed live 2 days ago High trust Competitive pay
Verilog RTL ASIC Design Mixed-Signal Design High-Speed SERDES DDR GDDR HBM STA CDC UPF Power Estimation Silicon Bring-up Microarchitecture Digital Design
Hybrid
Save

Senior AI/ML Logic Design Engineer

Qualcomm

Austin, TX 50 days ago $127,200–$190,800
Actively hiring Confirmed live 2 days ago High trust Below market
SystemVerilog RTL Design Python Perl Shell Scripting Git Static Timing Analysis Logic Synthesis AI/ML Microarchitecture Instruction Set Architecture Digital Design
2+ yrs exp
Save

Senior Logic Design Engineer, Cache Coherent Interconnects

Nvidia

Santa Clara, CA +1 177 days ago $136,000–$218,500
Actively hiring Confirmed live yesterday Trusted Competitive pay
Verilog RTL ASIC Design Flow Logic Synthesis Timing Closure Computer Architecture Cache Coherency high speed interconnects DFT Floor-planning ECO Lab Debug
5+ yrs exp Hybrid
Save