Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

20 of up to 20 (filtered)

Senior SW Engineer, Replication

Visa

Denver, CO 5 days ago $112,100–$173,400
Actively hiring Confirmed live today Posted this week High trust Below market
Oracle GoldenGate HP NonStop MS SQL Server Oracle C TAL Linux Windows Jenkins Bit Bucket Agile Scrum Waterfall Data Replication High Availability Disaster Recovery Generative AI ChatGPT Microsoft Copilot
2+ yrs exp Hybrid

Embedded C Developer, OpenSync/ WiFi Gateway

Cognizant

Englewood, CO 7 days ago $104,000–$118,000
Actively hiring Confirmed live yesterday Posted this week High trust Below market
C OpenWrt Linux OpenSync OVSDB MQTT TLS IPsec GRE Git GitLab CI/CD GDB Python Shell scripting ARM MIPS Qualcomm Broadcom Atheros PCIe USB QMI MBIM IPv4 IPv6 DHCPv4 DHCPv6 X.509 mbedTLS OpenSSL libev protobuf-c jansson Kconfig Make strace tcpdump JFFS2 SquashFS
5+ yrs exp

Manager, Product Management, Enterprise API Gateway, API Runtime

Capital One Financial

Richmond, VA +2 7 days ago $149,800–$171,000
Actively hiring Confirmed live today Posted this week High trust Below market
API Gateway AI Information Systems Statistics Analytics Computer Science Computer Engineering Operations Research
3+ yrs exp

Gate-level SigEM/SEB/FIT CAD Engineer

Apple Inc

Sunnyvale, CA 11 days ago $129,300–$194,700
Actively hiring Confirmed live today Trusted Below market
VLSI Design CAD EDA Python Tcl Perl Electromigration SEB FIT Thermal Analysis SPICE Static Timing Analysis Parasitic Extraction Physical Design Voltus RedHawk Primetime ICC2 Innovus AI/ML

Gate-level SigEM/SEB/FIT CAD Engineer

Apple Inc

Austin, TX 11 days ago
Actively hiring Confirmed live yesterday Trusted
Electromigration (EM) Failure In Time (FIT) Self-Heating Effect (SHE) Thermal Analysis VLSI Design Tcl Python Perl Static Timing Analysis (STA) SPICE Voltus RedHawk Primetime ICC2 Innovus CAD/EDA Flow Circuit Simulation Parasitic Extraction

AI Engineer 4, LLM Gateway, FM Hosting

Capital One Financial

San Jose, CA +3 18 days ago $197,300–$225,100
Actively hiring Confirmed live today Trusted Above market
Python Go Scala CUDA Java C++ C# PyTorch Huggingface AWS VectorDBs LLM Inference Distributed Systems GPU TPU Model Evaluation Observability Data Governance
4+ yrs exp

Gate-level IR/EM CAD/NLP Engineer

Apple Inc

Sunnyvale, CA 20 days ago $150,400–$277,600
Actively hiring Confirmed live today Trusted Above market
Machine Learning Large Language Models Python NLP EDA IR/EM Analysis STA PNR UNIX Data Structures Algorithms Retrieval Augmented Generation Prompt Engineering TFM Signoff Flow
3+ yrs exp

Gate-level IR/EM CAD/NLP Engineer

Apple Inc

Austin, TX 20 days ago
Actively hiring Confirmed live yesterday Trusted
Machine Learning Large Language Models Python NLP EDA IR/EM Analysis STA PNR UNIX Shell Data Structures Algorithms Retrieval Augmented Generation Prompt Engineering TFM
3+ yrs exp

Gate-level IR/EM CAD/NLP Engineer

Apple Inc

Sunnyvale, CA 20 days ago $184,700–$324,800
Actively hiring Confirmed live today Trusted Above market
Machine Learning Large Language Models Python NLP EDA IR/EM Analysis STA UNIX TFM PNR EMIR Data Structures Algorithms Retrieval Augmented Generation Prompt Engineering Signal/Power Grid Extraction
10+ yrs exp

Gate-level IR/EM CAD/NLP Engineer

Apple Inc

Austin, TX 20 days ago
Actively hiring Confirmed live today Trusted
Python Machine Learning Large Language Models NLP EDA IR/EM Analysis STA PNR UNIX Data Structures Algorithms Prompt Engineering TFM
10+ yrs exp

Power Electronics Engineer, Consumer Hardware & Gateways

SpaceX

Bastrop, TX 22 days ago
Actively hiring Confirmed live yesterday High trust
Power Electronics AC-DC converters DC-DC Converters Schematic Capture Magnetics Control-Loop Design PCB Layout EMC Power Factor Correction Analog Control Discrete Logic Design Simulation Impedance Measurement Loop-Gain Measurement DFM NPI
1+ yrs exp

Gate-level IR/EM CAD/NLP Engineer

Apple Inc

Sunnyvale, CA 31 days ago $150,400–$277,600
Actively hiring Confirmed live today Trusted Above market
Machine Learning Large Language Models NLP Python EDA IR/EM Analysis STA PNR UNIX Shell Data Structures Algorithms Prompt Engineering Code Revision Control TFM Signal/Power Grid Extraction
3+ yrs exp

Gate-level IR/EM CAD/NLP Engineer

Apple Inc

Austin, TX 31 days ago
Actively hiring Confirmed live today Trusted
Machine Learning Large Language Models NLP Python EDA IR/EM Analysis STA PNR UNIX Shell Data Structures Algorithms Retrieval Augmented Generation Prompt Engineering TFM
3+ yrs exp

Automation and Controls Engineer, Gateways

SpaceX

Bastrop, TX 39 days ago
Actively hiring Confirmed live today Low trust
PLC Programming Beckhoff TwinCAT HMI SCADA Robotics EtherCAT Profinet Profisafe Ethernet/IP MQTT OPC-UA Siemens NX Teamcenter EPLAN CAD Motion Systems Pneumatics Hydraulics VFDs Ignition ABB Machine Design

AI Engineer 5, LLM Gateway, FM Hosting

Capital One Financial

San Jose, CA +3 39 days ago
Actively hiring Confirmed live today Low trust
Python Go Scala CUDA Java C++ C# PyTorch AWS Huggingface VectorDBs LLM Inference Multi-agent workflows Similarity Search Model Evaluation Model Compression GPU Utilization
6+ yrs exp

CPU Gate Level Synthesis Engineer

Apple Inc

Santa Clara, CA 40 days ago $184,700–$324,800
Actively hiring Confirmed live today High trust Above market
RTL Synthesis Digital Logic Design Physical Design Tcl Python Perl DFT ATPG MBIST Scan Chain Power Analysis RTL Optimization
10+ yrs exp

CAD Engineer, Timing for Gate-Level Flows & Methodologies

Apple Inc

San Jose, CA 40 days ago $150,400–$277,600
Actively hiring Confirmed live today High trust Competitive pay
Static Timing Analysis STA SoC Python Tcl SDC Gate-Level Flows Timing Closure Timing Analysis Power Reduction Cross-talk Variation
3+ yrs exp

CPU Gate Level Synthesis Engineer

Apple Inc

Santa Clara, CA 40 days ago $184,700–$324,800
Actively hiring Confirmed live today High trust Above market
RTL Synthesis Digital Logic Design Physical Design Tcl Python Perl DFT ATPG MBIST Scan Chain Power Analysis RTL Optimization
10+ yrs exp

CPU Gate Level Synthesis Engineer

Apple Inc

Santa Clara, CA 40 days ago $150,400–$277,600
Actively hiring Confirmed live today High trust Competitive pay
RTL Synthesis Digital Logic Design Physical Design TCL Python Perl DFT ATPG MBIST Scan Chain Power Analysis RTL Optimization
3+ yrs exp