Browse tech roles

Basic role filtering by workplace, salary floor, and post age. For full AI matching and advanced filtering upload your resume using AI Match.

Active Keyword: FPGA Design Remove filter Clear all

20 of up to 20 (filtered)

Specialist FPGA Design Engineer 1

L3Harris

Salt Lake City, UT 5 days ago
Actively hiring Confirmed live today Posted this week High trust
FPGA VHDL Verilog Digital Signal Processing ModelSim Xilinx Vivado Altera Quartus Matlab Simulink C C++ C# Git Ethernet SPI UART SDRAM DDR3 JESD PCIe Timing Closure
4+ yrs exp
Save

Staff Engineer, FPGA Design/Verification

GE Aerospace

Grand Rapids, MI +2 7 days ago
Actively hiring Confirmed live today Posted this week High trust
FPGA VHDL ASIC CPLD UVM Xilinx Vivado Microchip Libero Intel Quartus Lattice Diamond DO-254 DOORS PCIe AXI SERDES DMA MIL-STD-1553 ARINC 429 ARINC 664 TSN Mentor Graphics HyperLynx Expedition Enterprise SoC
8+ yrs exp
Save

FPGA Design & Firmware Engineer, Staff

Qualcomm

San Diego, CA 11 days ago $145,600–$218,400
Actively hiring Confirmed live today High trust Competitive pay
FPGA RTL SystemVerilog Verilog AMD/Xilinx Intel Vivado Quartus Python C++ Embedded Linux PCIe AXI SerDes LVDS Ethernet SpinalHDL RustHDL Git ARM
4+ yrs exp
Save

FPGA Design & Firmware Engineer, Staff

Qualcomm

San Diego, CA 11 days ago $145,600–$218,400
Actively hiring Confirmed live today High trust Competitive pay
FPGA RTL SystemVerilog Verilog AMD/Xilinx Intel Vivado Quartus Python C++ PCIe AXI SerDes LVDS Embedded Linux ARM SpinalHDL RustHDL Git Timing Closure CDC
4+ yrs exp
Save

Senior Specialist, FPGA Digital Design Electrical Engineer

L3Harris

Bristol, PA 13 days ago $92,500–$171,500
Actively hiring Confirmed live yesterday High trust Below market
FPGA VHDL Digital Signal Processing DSP Vivado Quartus Libero MATLAB Simulink Xilinx Altera Microsemi RF Digital Circuit Design Schematic Generation PWB Layout Oscilloscope Logic Analyzer Signal Generator
6+ yrs exp
Save

Senior Specialist, FPGA Digital Design Electrical Engineer

L3Harris

Bristol, PA 13 days ago $92,500–$171,500
Actively hiring Confirmed live today High trust Below market
FPGA VHDL Digital Signal Processing Vivado Quartus Libero MATLAB Simulink AMD (Xilinx Intel (Altera Microchip (Microsemi Circuit Design Schematic Generation PWB Layout Oscilloscope Logic Analyzer Signal Generator RF Encryption
6+ yrs exp
Save

Senior FPGA/Silicon Design Engineer

Microsoft

13 days ago $119,800–$234,700
Actively hiring Confirmed live yesterday Trusted Competitive pay
FPGA RTL SystemVerilog Verilog VHDL Python Microarchitecture CDC RDC LINT LEC Synthesis Xilinx ChipWhisperer PPA Optimization Post-Silicon Validation Test Automation
5+ yrs exp Hybrid
Save

Senior FPGA Design and Verification Engineer

ASML

Wilton, CT 19 days ago
Actively hiring Confirmed live today High trust
VHDL System Verilog UVM OSVVM FPGA RTL Modelsim Quartus Mentor CDC Python MATLAB SimuLink GIT JIRA AXI Avalon NIOS DSP LabVIEW
4+ yrs exp
Save

FPGA Design and Verification Engineer

ASML

Wilton, CT 19 days ago $108,000–$157,000
Actively hiring Confirmed live today High trust Below market
FPGA VHDL System Verilog UVM OSVVM Quartus Modelsim Questa Sim Python MATLAB Simulink JIRA GIT DSP RTL ASIC LabVIEW AXI Avalon NIOS
3+ yrs exp
Save

Principal FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Los Angeles, CA 20 days ago $195,000–$235,000
Actively hiring Confirmed live today Trusted Competitive pay
FPGA RTL Design Digital Signal Processing Vivado Xilinx Python Perl MATLAB Hardware Verification Logic Analyzers ASIC Wireless Communication Simulation Timing Closure
10+ yrs exp Hybrid
Save

FPGA Design Engineer

Motorola Solutions

Los Angeles, CA 20 days ago $110,000–$150,000
Actively hiring Confirmed live yesterday Trusted Below market
FPGA Design RTL Vivado Xilinx Python Tcl MATLAB Digital Signal Processing Hardware Verification Logic Analyzers Timing Closure ASIC Simulation Test Bench Development
2+ yrs exp Hybrid
Save

Senior FPGA / RTL Design Engineer, Signal Processing

Motorola Solutions

Los Angeles, CA 20 days ago $155,000–$195,000
Actively hiring Confirmed live yesterday Trusted Below market
FPGA RTL Digital Signal Processing Vivado Xilinx MATLAB Hardware Verification Logic Analyzers ASIC Simulation Test Bench Development Timing Closure MIMO MANET
6+ yrs exp Hybrid
Save

FPGA/ASIC Design Engineer

SpaceX

Irvine, CA +1 27 days ago $125,000–$160,000
Actively hiring Confirmed live today Trusted Below market
ASIC Design FPGA Design SystemVerilog Verilog VHDL RTL Design Python C/C++ Bash DSP AXI AHB APB VCS Questa IES Spyglass Xilinx Vivado Altera Quartus II Oscilloscope Spectrum Analyzer SoC Integration
Save

FPGA/ASIC Design Engineer

SpaceX

Redmond, WA +1 27 days ago $125,000–$165,000
Actively hiring Confirmed live today Trusted Below market
ASIC Design FPGA Design SystemVerilog Verilog VHDL RTL Design Python C/C++ Bash DSP AXI AHB APB VCS Questa IES Spyglass Xilinx Vivado Altera Quartus II Oscilloscope Spectrum Analyzer
Save

FPGA Design and Prototyping Engineer

Amd

San Jose, CA 33 days ago $166,400–$249,600
Actively hiring Confirmed live yesterday High trust Above market
FPGA SystemVerilog Verilog Vivado Vitis SoC PCIe DDR Ethernet AXI ACE CHI HBM Synopsys HAPS Cadence Protium RTL Design Timing Closure CDC Analysis Floorplanning NoC
7+ yrs exp
Save

SoC Systems & Infrastructure Engineer

Qualcomm

San Diego, CA 35 days ago $121,800–$182,600
Actively hiring Confirmed live yesterday Trusted Below market
ASIC Design SoC Architecture RTL Design Verilog SystemVerilog FPGA Design Emulation Hardware Validation Hardware Debug C/C++ Python Tcl Perl Linux Embedded Linux CI/CD JTAG Git JIRA PCIe AXI Ethernet I2C Palladium Veloce MBIST ATPG
Save

Advanced ASIC FPGA Design Engineer

General Dynamics

Scottsdale, AZ 38 days ago $135,396–$150,205
Actively hiring Confirmed live today High trust Below market
VHDL Verilog SystemVerilog FPGA Xilinx Microchip Vivado Libero QuestaSim ModelSim CI/CD Python Tcl Bash GitLab AXI4 AXI-Stream PCIe Ethernet AES SHA MicroBlaze Zynq Versal AI Engine
5+ yrs exp
Save

FPGA Firmware Engineer / FPGA Design Engineer

Qualcomm

San Diego, CA 40 days ago $101,400–$152,200
Actively hiring Confirmed live yesterday High trust Below market
FPGA System Verilog RTL HDL C++ Python Embedded Linux Linux Device Drivers AXI PCIe I2C LVDS Ethernet Xilinx Intel ARM Git JIRA Agile VLSI EDA
Save

FPGA Firmware Engineer / FPGA Design Engineer

Qualcomm

San Diego, CA 40 days ago $121,800–$182,600
Actively hiring Confirmed live today High trust Below market
FPGA System Verilog RTL HDL C++ Python Embedded Linux Linux Device Drivers AXI PCIe I2C LVDS Ethernet Xilinx Intel ARM Git JIRA Agile VLSI ASIC
2+ yrs exp
Save

FPGA Design Engineering Intern

Motorola Solutions

Schaumburg, IL 48 days ago
Actively hiring Confirmed live today High trust
FPGA VHDL Verilog C Python Digital Design RF Oscilloscope Multimeter Bench-level testing Device Interface Specifications
Save